

STM32L053C6 STM32L053C8 STM32L053R6 STM32L053R8

Ultra-low-power 32-bit MCU Arm[®]-based Cortex[®]-M0+, up to 64KB Flash, 8KB SRAM, 2KB EEPROM, LCD, USB, ADC, DAC

Features

- Ultra-low-power platform
 - 1.65 V to 3.6 V power supply
 - -40 to 125 °C temperature range
 - 0.27 µA Standby mode (2 wakeup pins)
 - 0.4 µA Stop mode (16 wakeup lines)
 - 0.8 µA Stop mode + RTC + 8 KB RAM retention
 - 88 µA/MHz in Run mode
 - 3.5 µs wakeup time (from RAM)
 - 5 µs wakeup time (from Flash memory)
- Core: Arm[®] 32-bit Cortex[®]-M0+ with MPU
 - From 32 kHz up to 32 MHz max.
 - 0.95 DMIPS/MHz
- Memories
 - Up to 64 KB Flash memory with ECC
 - 8KB RAM
 - 2 KB of data EEPROM with ECC
 - 20-byte backup register
 - Sector protection against R/W operation
- Up to 51 fast I/Os (45 I/Os 5V tolerant)
- Reset and supply management
 - Ultra-safe, low-power BOR (brownout reset) with 5 selectable thresholds
 - Ultra-low-power POR/PDR
 - Programmable voltage detector (PVD) _
- Clock sources
 - 1 to 25 MHz crystal oscillator
 - 32 kHz oscillator for RTC with calibration
 - High speed internal 16 MHz factory-trimmed RC (+/- 1%)
 - Internal low-power 37 kHz RC
 - Internal multispeed low-power 65 kHz to 4.2 MHz RC
 - PLL for CPU clock
- Pre-programmed bootloader
 - USART, SPI supported
- Development support
 - Serial wire debug supported
- LCD driver for up to 8×28segments
 - Support contrast adjustment
 - Support blinking mode
 - Step-up converted on board

Datasheet - production data





TFBGA64 5x5 mm

- **Rich Analog peripherals**
 - 12-bit ADC 1.14 Msps up to 16 channels (down to 1.65 V)
 - 12-bit 1 channel DAC with output buffers (down to 1.8 V)
 - 2x ultra-low-power comparators (window mode and wake up capability, down to 1.65 V)
- Up to 24 capacitive sensing channels supporting touchkey, linear and rotary touch sensors
- 7-channel DMA controller, supporting ADC, SPI, I2C, USART, DAC, Timers
- 8x peripheral communication interfaces
 - 1x USB 2.0 crystal-less, battery charging detection and LPM
 - 2x USART (ISO 7816, IrDA), 1x UART (low power)
 - Up to 4x SPI 16 Mbits/s
 - 2x I2C (SMBus/PMBus)
- 9x timers: 1x 16-bit with up to 4 channels, 2x 16-bit with up to 2 channels, 1x 16-bit ultra-low-power timer, 1x SysTick, 1x RTC, 1x 16-bit basic for DAC, and 2x watchdogs (independent/window)
- CRC calculation unit, 96-bit unique ID
- True RNG and firewall protection
- All packages are ECOPACK[®]2

September 2017

DocID025844 Rev 8

This is information on a product in full production.

1/132

Contents

1	Intro	Juction
2	Desc	ription
	2.1	Device overview
	2.2	Ultra-low-power device continuum
3	Func	tional overview
	3.1	Low-power modes
	3.2	Interconnect matrix
	3.3	Arm® Cortex®-M0+ core with MPU
	3.4	Reset and supply management
		3.4.1 Power supply schemes
		3.4.2 Power supply supervisor
		3.4.3 Voltage regulator
	3.5	Clock management
	3.6	Low-power real-time clock and backup registers
	3.7	General-purpose inputs/outputs (GPIOs) 25
	3.8	Memories
	3.9	Boot modes
	3.10	Direct memory access (DMA) 27
	3.11	Liquid crystal display (LCD) 27
	3.12	Analog-to-digital converter (ADC) 27
	3.13	Temperature sensor
		3.13.1 Internal voltage reference (V _{REFINT})
		3.13.2 V _{LCD} voltage monitoring
	3.14	Digital-to-analog converter (DAC) 29
	3.15	Ultra-low-power comparators and reference voltage 29
	3.16	System configuration controller 30
	3.17	Touch sensing controller (TSC) 30
	3.18	Timers and watchdogs
		3.18.1 General-purpose timers (TIM2, TIM21 and TIM22)
		3.18.2 Low-power Timer (LPTIM)



2/132

		3.18.3	Basic timer (TIM6)	32
		3.18.4	SysTick timer	32
		3.18.5	Independent watchdog (IWDG)	32
		3.18.6	Window watchdog (WWDG)	33
	3.19	Commu	unication interfaces	33
		3.19.1	I2C bus	33
		3.19.2	Universal synchronous/asynchronous receiver transmitter (USAR	Т)34
		3.19.3	Low-power universal asynchronous receiver transmitter (LPUART)34
		3.19.4	Serial peripheral interface (SPI)/Inter-integrated sound (I2S)	35
		3.19.5	Universal serial bus (USB)	36
	3.20	Clock r	ecovery system (CRS)	36
	3.21	Cyclic r	edundancy check (CRC) calculation unit	36
	3.22	Serial v	vire debug port (SW-DP)	36
	-			
4	Pin d	escripti	ions	37
5	Mem	ory map	oping	49
6	Elect	rical ch	aracteristics	50
	6.1	Parame	eter conditions	50
		6.1.1	Minimum and maximum values	50
		6.1.2	Typical values	50
		6.1.3	Typical curves	50
		6.1.4	Loading capacitor	50
		6.1.5	Pin input voltage	50
		6.1.6	Power supply scheme	51
		6.1.7	Optional LCD power supply scheme	52
		6.1.8	Current consumption measurement	52
	6.2	Absolut	te maximum ratings	53
	6.3	Operati	ing conditions	55
		6.3.1	General operating conditions	55
		6.3.2	Embedded reset and power control block characteristics	57
		6.3.3	Embedded internal reference voltage	58
		6.3.4	Supply current characteristics	59
		6.3.5	Wakeup time from low-power mode	70
		6.3.6	External clock source characteristics	71
		6.3.7	Internal clock source characteristics	76
57			DocID025844 Rev 8	3/132

		6.3.8	PLL characteristics	79
		6.3.9	Memory characteristics	80
		6.3.10	EMC characteristics	81
		6.3.11	Electrical sensitivity characteristics	83
		6.3.12	I/O current injection characteristics	84
		6.3.13	I/O port characteristics	85
		6.3.14	NRST pin characteristics	89
		6.3.15	12-bit ADC characteristics	90
		6.3.16	DAC electrical characteristics	96
		6.3.17	Temperature sensor characteristics	99
		6.3.18	Comparators	99
		6.3.19	Timer characteristics	101
		6.3.20	Communications interfaces	101
		6.3.21	LCD controller	111
7	Pacl	kage info	ormation	113
	7.1	LQFP6	64 package information	
	7.2	TFBGA	A64 package information	
	7.3	LQFP4	18 package information	120
	7.4	Therma	al characteristics	123
		7.4.1	Reference document	124
8	Orde	ering inf	formation	125
9	Revi	sion his	story	126



List of tables

Table 1.	Ultra-low-power STM32L053x6/x8 device features and peripheral counts.	11
Table 2.	Functionalities depending on the operating power supply range	16
Table 3.	CPU frequency range depending on dynamic voltage scaling	16
Table 4.	Functionalities depending on the working mode	
	(from Run/active down to standby)	17
Table 5.	STM32L0xx peripherals interconnect matrix	19
Table 6.	Temperature sensor calibration values	
Table 7.	Internal voltage reference measured values	
Table 8.	Capacitive sensing GPIOs available on STM32L053x6/8 devices	
Table 9.	Timer feature comparison.	
Table 10.	Comparison of I2C analog and digital filters	
Table 11.	STM32L053x6/8 I ² C implementation	
Table 12.	USART implementation	
Table 13.	SPI/I2S implementation	
Table 14.	Legend/abbreviations used in the pinout table	
Table 15.	STM32L053x6/8 pin definitions	
Table 16.	Alternate function port A	
Table 17.	Alternate function port B.	
Table 18.	Alternate function port C.	
Table 19.	Alternate function port D.	
Table 20.	Alternate function port H.	
Table 21.	Voltage characteristics	
Table 22.	Current characteristics	
Table 23.	Thermal characteristics.	
Table 24.	General operating conditions	
Table 25.	Embedded reset and power control block characteristics.	
Table 26.	Embedded internal reference voltage calibration values	
Table 27.	Embedded internal reference voltage	
Table 28.	Current consumption in Run mode, code with data processing running from Flash	
Table 29.	Current consumption in Run mode vs code type,	00
	code with data processing running from Flash	60
Table 30.	Current consumption in Run mode, code with data processing running from RAM	
Table 30.	Current consumption in Run mode, code with data processing running non realistic consumption in Run mode vs code type,	02
Table 51.	code with data processing running from RAM	62
Table 32.	Current consumption in Sleep mode	
Table 33.	Current consumption in Low-power run mode	
Table 33.	Current consumption in Low-power sleep mode	
Table 35.	Typical and maximum current consumptions in Stop mode	
Table 35.	Typical and maximum current consumptions in Stop mode	
	Average current consumption during Wakeup	
Table 37. Table 38.	Peripheral current consumption in Run or Sleep mode	
Table 30.	Peripheral current consumption in Stop and Standby mode	
Table 39.	Low-power mode wakeup timings	
Table 40.	High-speed external user clock characteristics.	70
Table 41. Table 42.	Low-speed external user clock characteristics	
Table 42. Table 43.	HSE oscillator characteristics	
Table 44.	LSE oscillator characteristics	
Table 45.	16 MHz HSI16 oscillator characteristics	10



Table 46.HSI48 oscillator characteristics77Table 47.LSI oscillator characteristics77Table 48.MSI oscillator characteristics77Table 49.PLL characteristics79Table 50.RAM and hardware registers80Table 51.Flash memory and data EEPROM characteristics80Table 52.Flash memory and data EEPROM endurance and retention80Table 53.EMS characteristics81Table 54.EMI characteristics81Table 55.ESD absolute maximum ratings83Table 56.Electrical sensitivities83Table 57.I/O current injection susceptibility84Table 58.I/O static characteristics87Table 60.I/O caracteristics87Table 61.NRST pin characteristics88Table 62.ADC characteristics90Table 63.RAIN max for f _{ADC} = 16 MHz92Table 64.ADC cacuracy92Table 65.DAC characteristics99Table 65.Comparator 2 characteristics99Table 66.Temperature sensor characteristics99Table 67.Temperature sensor characteristics99
Table 48.MSI oscillator characteristics77Table 49.PLL characteristics79Table 50.RAM and hardware registers80Table 51.Flash memory and data EEPROM characteristics80Table 52.Flash memory and data EEPROM endurance and retention80Table 53.EMS characteristics81Table 54.EMI characteristics81Table 55.ESD absolute maximum ratings83Table 56.Electrical sensitivities83Table 57.I/O current injection susceptibility84Table 58.I/O static characteristics85Table 59.Output voltage characteristics87Table 60.I/O AC characteristics89Table 61.NRST pin characteristics89Table 62.ADC characteristics90Table 63.RAIN max for f _{ADC} = 16 MHz92Table 64.ADC accuracy92Table 65.DAC characteristics99Table 66.Temperature sensor calibration values99Table 67.Temperature sensor calibration values99Table 68.Comparator 1 characteristics99Table 68.Comparator 1 characteristics99Table 68.Comparator 2 characteristics99Table 69.Comparator 2 characteristics99
Table 49.PLL characteristics79Table 50.RAM and hardware registers80Table 51.Flash memory and data EEPROM characteristics80Table 52.Flash memory and data EEPROM endurance and retention80Table 53.EMS characteristics81Table 54.EMI characteristics82Table 55.ESD absolute maximum ratings83Table 56.Electrical sensitivities83Table 57.I/O current injection susceptibility84Table 58.I/O static characteristics85Table 59.Output voltage characteristics87Table 60.I/O AC characteristics88Table 61.NRST pin characteristics89Table 63.R _{AIN} max for f _{ADC} = 16 MHz.92Table 64.ADC cacuracy.92Table 65.DAC characteristics99Table 66.Temperature sensor calibration values.99Table 67.Temperature sensor calibration values.99Table 66.Comparator 1 characteristics99Table 67.Tomperator 2 characteristics99
Table 50.RAM and hardware registers80Table 51.Flash memory and data EEPROM characteristics80Table 52.Flash memory and data EEPROM endurance and retention80Table 53.EMS characteristics81Table 54.EMI characteristics82Table 55.ESD absolute maximum ratings83Table 56.Electrical sensitivities83Table 57.I/O current injection susceptibility84Table 58.I/O static characteristics85Table 59.Output voltage characteristics87Table 61.NRST pin characteristics88Table 62.ADC characteristics90Table 63.R _{AIN} max for f _{ADC} = 16 MHz.92Table 64.ADC accuracy.92Table 65.DAC characteristics99Table 66.Temperature sensor calibration values.99Table 67.Temperature sensor characteristics99Table 66.Temperature sensor characteristics99Table 67.Temperature sensor characteristics99Table 67.Temperature sensor characteristics99Table 68.Comparator 1 characteristics99Table 68.Comparator 2 characteristics100
Table 51.Flash memory and data EEPROM characteristics80Table 52.Flash memory and data EEPROM endurance and retention80Table 53.EMS characteristics81Table 54.EMI characteristics82Table 55.ESD absolute maximum ratings83Table 56.Electrical sensitivities83Table 57.I/O current injection susceptibility84Table 58.I/O static characteristics85Table 59.Output voltage characteristics87Table 60.I/O AC characteristics88Table 61.NRST pin characteristics89Table 62.ADC characteristics90Table 63.R _{AIN} max for f _{ADC} = 16 MHz92Table 65.DAC characteristics96Table 66.Temperature sensor calibration values99Table 66.Temperature sensor characteristics99Table 66.Comparator 1 characteristics99Table 68.Comparator 2 characteristics100
Table 52.Flash memory and data EEPROM endurance and retention80Table 53.EMS characteristics81Table 54.EMI characteristics82Table 55.ESD absolute maximum ratings83Table 56.Electrical sensitivities83Table 57.I/O current injection susceptibility84Table 58.I/O static characteristics85Table 59.Output voltage characteristics87Table 60.I/O AC characteristics87Table 61.NRST pin characteristics89Table 62.ADC characteristics90Table 63.R _{AIN} max for f _{ADC} = 16 MHz92Table 64.ADC accuracy92Table 65.DAC characteristics96Table 66.Temperature sensor calibration values99Table 67.Temperature sensor characteristics99Table 68.Comparator 1 characteristics99Table 69.Comparator 2 characteristics100
Table 53.EMS characteristics81Table 54.EMI characteristics82Table 55.ESD absolute maximum ratings83Table 56.Electrical sensitivities83Table 57.I/O current injection susceptibility84Table 58.I/O static characteristics85Table 59.Output voltage characteristics87Table 60.I/O AC characteristics87Table 61.NRST pin characteristics88Table 62.ADC characteristics89Table 63.R _{AIN} max for f _{ADC} = 16 MHz92Table 64.ADC accuracy92Table 65.DAC characteristics96Table 66.Temperature sensor calibration values99Table 67.Temperature sensor characteristics99Table 68.Comparator 1 characteristics99Table 69.Comparator 2 characteristics100
Table 54.EMI characteristics82Table 55.ESD absolute maximum ratings83Table 56.Electrical sensitivities83Table 57.I/O current injection susceptibility84Table 58.I/O static characteristics85Table 59.Output voltage characteristics87Table 60.I/O AC characteristics88Table 61.NRST pin characteristics89Table 62.ADC characteristics90Table 63.R _{AIN} max for f _{ADC} = 16 MHz92Table 64.ADC accuracy92Table 65.DAC characteristics96Table 66.Temperature sensor calibration values99Table 67.Temperature sensor characteristics99Table 68.Comparator 1 characteristics99Table 69.Comparator 2 characteristics100
Table 55.ESD absolute maximum ratings83Table 56.Electrical sensitivities83Table 57.I/O current injection susceptibility84Table 58.I/O static characteristics85Table 59.Output voltage characteristics87Table 60.I/O AC characteristics87Table 61.NRST pin characteristics89Table 62.ADC characteristics90Table 63.R _{AIN} max for f _{ADC} = 16 MHz92Table 64.ADC accuracy92Table 65.DAC characteristics96Table 66.Temperature sensor calibration values99Table 67.Temperature sensor characteristics99Table 68.Comparator 1 characteristics99Table 69.Comparator 2 characteristics100
Table 56.Electrical sensitivities83Table 57.I/O current injection susceptibility84Table 58.I/O static characteristics85Table 59.Output voltage characteristics87Table 60.I/O AC characteristics87Table 61.NRST pin characteristics89Table 62.ADC characteristics90Table 63.R _{AIN} max for f _{ADC} = 16 MHz92Table 64.ADC accuracy92Table 65.DAC characteristics96Table 66.Temperature sensor calibration values99Table 67.Temperature sensor characteristics99Table 68.Comparator 1 characteristics99Table 69.Comparator 2 characteristics100
Table 57.I/O current injection susceptibility84Table 58.I/O static characteristics85Table 59.Output voltage characteristics87Table 60.I/O AC characteristics88Table 61.NRST pin characteristics89Table 62.ADC characteristics90Table 63.R _{AIN} max for f _{ADC} = 16 MHz92Table 64.ADC accuracy92Table 65.DAC characteristics96Table 66.Temperature sensor calibration values99Table 67.Temperature sensor characteristics99Table 68.Comparator 1 characteristics99Table 69.Comparator 2 characteristics100
Table 58.I/O static characteristics85Table 59.Output voltage characteristics87Table 60.I/O AC characteristics88Table 61.NRST pin characteristics89Table 62.ADC characteristics90Table 63.R _{AIN} max for f _{ADC} = 16 MHz92Table 64.ADC accuracy92Table 65.DAC characteristics96Table 66.Temperature sensor calibration values99Table 67.Temperature sensor characteristics99Table 68.Comparator 1 characteristics99Table 69.Comparator 2 characteristics100
Table 59.Output voltage characteristics87Table 60.I/O AC characteristics88Table 61.NRST pin characteristics89Table 62.ADC characteristics90Table 63.R _{AIN} max for f _{ADC} = 16 MHz92Table 64.ADC accuracy92Table 65.DAC characteristics96Table 66.Temperature sensor calibration values99Table 67.Temperature sensor characteristics99Table 68.Comparator 1 characteristics99Table 69.Comparator 2 characteristics100
Table 60.I/O AC characteristics88Table 61.NRST pin characteristics89Table 62.ADC characteristics90Table 63.R _{AIN} max for f _{ADC} = 16 MHz92Table 64.ADC accuracy92Table 65.DAC characteristics96Table 66.Temperature sensor calibration values99Table 67.Temperature sensor characteristics99Table 68.Comparator 1 characteristics99Table 69.Comparator 2 characteristics100
Table 61.NRST pin characteristics89Table 62.ADC characteristics90Table 63.R _{AIN} max for f _{ADC} = 16 MHz92Table 64.ADC accuracy92Table 65.DAC characteristics96Table 66.Temperature sensor calibration values99Table 67.Temperature sensor characteristics99Table 68.Comparator 1 characteristics99Table 69.Comparator 2 characteristics100
Table 62.ADC characteristics90Table 63.R _{AIN} max for f _{ADC} = 16 MHz92Table 64.ADC accuracy92Table 65.DAC characteristics96Table 66.Temperature sensor calibration values99Table 67.Temperature sensor characteristics99Table 68.Comparator 1 characteristics99Table 69.Comparator 2 characteristics100
Table 63.R _{AIN} max for f _{ADC} = 16 MHz.92Table 64.ADC accuracy.92Table 65.DAC characteristics96Table 66.Temperature sensor calibration values.99Table 67.Temperature sensor characteristics99Table 68.Comparator 1 characteristics99Table 69.Comparator 2 characteristics100
Table 64.ADC accuracy.92Table 65.DAC characteristics96Table 66.Temperature sensor calibration values.99Table 67.Temperature sensor characteristics99Table 68.Comparator 1 characteristics99Table 69.Comparator 2 characteristics100
Table 65.DAC characteristics96Table 66.Temperature sensor calibration values99Table 67.Temperature sensor characteristics99Table 68.Comparator 1 characteristics99Table 69.Comparator 2 characteristics100
Table 66.Temperature sensor calibration values.99Table 67.Temperature sensor characteristics99Table 68.Comparator 1 characteristics99Table 69.Comparator 2 characteristics100
Table 67.Temperature sensor characteristics99Table 68.Comparator 1 characteristics99Table 69.Comparator 2 characteristics100
Table 68.Comparator 1 characteristics
Table 69. Comparator 2 characteristics 100
Table 70. TIMx characteristics 101
Table 71. I2C analog filter characteristics
Table 72. SPI characteristics in voltage Range 1 102
Table 73. SPI characteristics in voltage Range 2 104
Table 74. SPI characteristics in voltage Range 3 105
Table 75. I2S characteristics 108
Table 76. USB startup time. 110
Table 77. USB DC electrical characteristics 110
Table 78. USB: full speed electrical characteristics 111
Table 79. LCD controller characteristics 111
Table 80. LQFP64 - 64-pin, 10 x 10 mm low-profile quad flat
package mechanical data
Table 81. TFBGA64 – 64-ball, 5 x 5 mm, 0.5 mm pitch, thin profile fine pitch ball
grid array package mechanical data
Table 82. TFBGA64 recommended PCB design rules (0.5 mm pitch BGA). 118
Table 83. LQFP48 - 48-pin, 7 x 7 mm low-profile quad flat package mechanical data
Table 84. Thermal characteristics. 123
Table 85. STM32L053x6/8 ordering information scheme 125
Table 86. Document revision history 126



List of figures

Figure 1.	STM32L053x6/8 block diagram	. 12
Figure 2.	Clock tree	. 24
Figure 3.	STM32L053x6/8 LQFP64 pinout - 10 x 10 mm	. 37
Figure 4.	STM32L053x6/8 TFBGA64 ballout - 5x 5 mm	. 38
Figure 5.	STM32L053x6/8 LQFP48 pinout - 7 x 7 mm	. 39
Figure 6.	Pin loading conditions.	. 50
Figure 7.	Pin input voltage	. 50
Figure 8.	Power supply scheme.	. 51
Figure 9.	Optional LCD power supply scheme	. 52
Figure 10.	Current consumption measurement scheme	. 52
Figure 11.	IDD vs VDD, at TA= 25/55/85/105 °C, Run mode, code running from	
-	Flash memory, Range 2, HSE, 1WS	. 61
Figure 12.	IDD vs VDD, at TA= 25/55/85/105 °C, Run mode, code running from	
-	Flash memory, Range 2, HSI16, 1WS	. 61
Figure 13.	IDD vs VDD, at TA= 25/55/ 85/105/125 °C, Low-power run mode, code running	
-	from RAM, Range 3, MSI (Range 0) at 64 KHz, 0 WS	. 65
Figure 14.	IDD vs VDD, at TA= 25/55/ 85/105/125 °C, Stop mode with RTC enabled	
-	and running on LSE Low drive	. 66
Figure 15.	IDD vs VDD, at TA= 25/55/85/105/125 °C, Stop mode with RTC disabled,	
-	all clocks OFF	. 66
Figure 16.	High-speed external clock source AC timing diagram	. 72
Figure 17.	Low-speed external clock source AC timing diagram	
Figure 18.	HSE oscillator circuit diagram	
Figure 19.	Typical application with a 32.768 kHz crystal	. 75
Figure 20.	HSI16 minimum and maximum value versus temperature	
Figure 21.	VIH/VIL versus VDD (CMOS I/Os)	
Figure 22.	VIH/VIL versus VDD (TTL I/Os)	
Figure 23.	I/O AC characteristics definition	
Figure 24.	Recommended NRST pin protection	. 90
Figure 25.	ADC accuracy characteristics	. 93
Figure 26.	Typical connection diagram using the ADC	
Figure 27.	Power supply and reference decoupling (V _{REF+} not connected to V _{DDA})	
Figure 28.	Power supply and reference decoupling (V_{REF+} connected to V_{DDA})	
Figure 29.	12-bit buffered/non-buffered DAC.	
Figure 30.	SPI timing diagram - slave mode and CPHA = 0	106
Figure 31.	SPI timing diagram - slave mode and CPHA = 1 ⁽¹⁾	106
Figure 32.	SPI timing diagram - master mode ⁽¹⁾	107
Figure 33.	I ² S slave timing diagram (Philips protocol) ⁽¹⁾	109
Figure 34.	I ² S master timing diagram (Philips protocol) ⁽¹⁾	
Figure 35.	USB timings: definition of data signal rise and fall time	
Figure 36.	LQFP64 - 64-pin, 10 x 10 mm low-profile quad flat package outline	
Figure 37.	LQFP64 - 64-pin, 10 x 10 mm low-profile quad flat recommended footprint	
Figure 38.	LQFP64 marking example (package top view)	
Figure 39.	TFBGA64 – 64-ball, 5 x 5 mm, 0.5 mm pitch thin profile fine pitch ball	
0	grid array package outline	117
Figure 40.	TFBGA64 – 64-ball, 5 x 5 mm, 0.5 mm pitch, thin profile fine pitch ball	
0	,grid array recommended footprint	118
Figure 41.	TFBGA64 marking example (package top view)	



Figure 42.	LQFP48 - 48-pin, 7 x 7 mm low-profile quad flat package outline	120
Figure 43.	LQFP48 - 48-pin, 7 x 7 mm low-profile quad flat recommended footprint	121
Figure 44.	LQFP48 marking example (package top view)	122
Figure 45.	Thermal resistance	123



1 Introduction

The ultra-low-power STM32L053x6/8 are offered in 3 different package types: from 48 pins to 64 pins. Depending on the device chosen, different sets of peripherals are included, the description below gives an overview of the complete range of peripherals proposed in this family.

These features make the ultra-low-power STM32L053x6/8 microcontrollers suitable for a wide range of applications:

- Gas/water meters and industrial sensors
- Healthcare and fitness equipment
- Remote control and user interface
- PC peripherals, gaming, GPS equipment
- Alarm system, wired and wireless sensors, video intercom

This STM32L053x6/8 datasheet should be read in conjunction with the STM32L0x3xx reference manual (RM0367).

For information on the Arm[®] Cortex[®]-M0+ core please refer to the Cortex[®]-M0+ Technical Reference Manual, available from the www.arm.com website.

Figure 1 shows the general block diagram of the device family.



2 Description

The ultra-low-power STM32L053x6/8 microcontrollers incorporate the connectivity power of the universal serial bus (USB 2.0 crystal-less) with the high-performance Arm[®] Cortex[®]-M0+ 32-bit RISC core operating at a 32 MHz frequency, a memory protection unit (MPU), high-speed embedded memories (up to 64 Kbytes of Flash program memory, 2 Kbytes of data EEPROM and 8 Kbytes of RAM) plus an extensive range of enhanced I/Os and peripherals.

The STM32L053x6/8 devices provide high power efficiency for a wide range of performance. It is achieved with a large choice of internal and external clock sources, an internal voltage adaptation and several low-power modes.

The STM32L053x6/8 devices offer several analog features, one 12-bit ADC with hardware oversampling, one DAC, two ultra-low-power comparators, several timers, one low-power timer (LPTIM), three general-purpose 16-bit timers and one basic timer, one RTC and one SysTick which can be used as timebases. They also feature two watchdogs, one watchdog with independent clock and window capability and one window watchdog based on bus clock.

Moreover, the STM32L053x6/8 devices embed standard and advanced communication interfaces: up to two I2C, two SPIs, one I2S, two USARTs, a low-power UART (LPUART), and a crystal-less USB. The devices offer up to 24 capacitive sensing channels to simply add touch sensing functionality to any application.

The STM32L053x6/8 also include a real-time clock and a set of backup registers that remain powered in Standby mode.

Finally, their integrated LCD controller has a built-in LCD voltage generator that allows to drive up to 8 multiplexed LCDs with contrast independent of the supply voltage.

The ultra-low-power STM32L053x6/8 devices operate from a 1.8 to 3.6 V power supply (down to 1.65 V at power down) with BOR and from a 1.65 to 3.6 V power supply without BOR option. They are available in the -40 to +125 °C temperature range. A comprehensive set of power-saving modes allows the design of low-power applications.







10/132



2.1 Device overview

Table 1 Ultra-low-	power STM32L053x6/x8	8 device features and	peripheral counts
		o device realures and	periprierar counts

Peripheral		STM32L053C6	STM32L053R6	STM32L053C8	STM32L053R8	
Flash (Kbytes)		3	2	64		
Data EEPROM (Kby	rtes)	:	2	2		
RAM (Kbytes)		8	3	8		
	General-purpose	3		:	3	
Timers	Basic		1		1	
	LPTIMER		1		1	
RTC/SYSTIC	K/IWDG/WWDG	1/1	/1/1	1/1	/1/1	
	SPI/I2S	4(2)	⁽¹⁾ /1	4(2)	⁽¹⁾ /1	
	l ² C	:	2	:	2	
Communication interfaces	USART	:	2	:	2	
	LPUART		1	1		
	USB/(VDD_USB)	1/(1)		1/(1)		
GPIOs		37	51 ⁽²⁾	37	51 ⁽²⁾	
Clocks: HSE/LSE/H	SI/MSI/LSI	1/1/	1/1/1	1/1/1/1		
12-bit synchronized Number of channel		1 10	1 16 ⁽²⁾	1 10	1 16 ⁽²⁾	
12-bit DAC Number of channel	s	1		1 1		
LCD COM x SEG		1 4x18	1 4x32 or 8x28 ⁽²⁾	1 4x18	1 4x32 or 8x28 ⁽²⁾	
Comparators		2		2		
Capacitive sensing	channels	17	24 ⁽²⁾	17	24 ⁽²⁾	
Max. CPU frequenc	у	32 MHz				
Operating voltage		1.8 V to 3.6 V (down to 1.65 V at power-down) with BOR option 1.65 V to 3.6 V without BOR option				
Operating temperat	ures	Ambient temperature: -40 to +125 °C Junction temperature: -40 to +130 °C				
Packages		LQFP48	LQFP64, TFBGA64	LQFP48	LQFP64, TFBGA64	

1. 2 SPI interfaces are USARTs operating in SPI master mode.

2. TFBGA64 has one GPIO, one LCD COM x SEG, one ADC input and one capacitive sensing channel less than LQFP64.






Figure 1. STM32L053x6/8 block diagram

12/132



2.2 Ultra-low-power device continuum

The ultra-low-power family offers a large choice of core and features, from 8-bit proprietary core up to Arm[®] Cortex[®]-M4, including Arm[®] Cortex[®]-M3 and Arm[®] Cortex[®]-M0+. The STM32Lx series are the best choice to answer your needs in terms of ultra-low-power features. The STM32 ultra-low-power series are the best solution for applications such as gaz/water meter, keyboard/mouse or fitness and healthcare application. Several built-in features like LCD drivers, dual-bank memory, low-power run mode, operational amplifiers, 128-bit AES, DAC, crystal-less USB and many other definitely help you building a highly cost optimized application by reducing BOM cost. STMicroelectronics, as a reliable and long-term manufacturer, ensures as much as possible pin-to-pin compatibility between all STM8Lx and STM32Lx on one hand, and between all STM32Lx and STM32Fx on the other hand. Thanks to this unprecedented scalability, your legacy application can be upgraded to respond to the latest market feature and efficiency requirements.



3 Functional overview

3.1 Low-power modes

The ultra-low-power STM32L053x6/8 support dynamic voltage scaling to optimize its power consumption in Run mode. The voltage from the internal low-drop regulator that supplies the logic can be adjusted according to the system's maximum operating frequency and the external voltage supply.

There are three power consumption ranges:

- Range 1 (V_{DD} range limited to 1.71-3.6 V), with the CPU running at up to 32 MHz
- Range 2 (full V_{DD} range), with a maximum CPU frequency of 16 MHz
- Range 3 (full V_{DD} range), with a maximum CPU frequency limited to 4.2 MHz

Seven low-power modes are provided to achieve the best compromise between low-power consumption, short startup time and available wakeup sources:

• Sleep mode

In Sleep mode, only the CPU is stopped. All peripherals continue to operate and can wake up the CPU when an interrupt/event occurs. Sleep mode power consumption at 16 MHz is about 1 mA with all peripherals off.

Low-power run mode

This mode is achieved with the multispeed internal (MSI) RC oscillator set to the lowspeed clock (max 131 kHz), execution from SRAM or Flash memory, and internal regulator in low-power mode to minimize the regulator's operating current. In Lowpower run mode, the clock frequency and the number of enabled peripherals are both limited.

Low-power sleep mode

This mode is achieved by entering Sleep mode with the internal voltage regulator in low-power mode to minimize the regulator's operating current. In Low-power sleep mode, both the clock frequency and the number of enabled peripherals are limited; a typical example would be to have a timer running at 32 kHz.

When wakeup is triggered by an event or an interrupt, the system reverts to the Run mode with the regulator on.

Stop mode with RTC

The Stop mode achieves the lowest power consumption while retaining the RAM and register contents and real time clock. All clocks in the V_{CORE} domain are stopped, the PLL, MSI RC, HSE crystal and HSI RC oscillators are disabled. The LSE or LSI is still running. The voltage regulator is in the low-power mode.

Some peripherals featuring wakeup capability can enable the HSI RC during Stop mode to detect their wakeup condition.

The device can be woken up from Stop mode by any of the EXTI line, in 3.5 µs, the processor can serve the interrupt or resume the code. The EXTI line source can be any GPIO. It can be the PVD output, the comparator 1 event or comparator 2 event (if internal reference voltage is on), it can be the RTC alarm/tamper/timestamp/wakeup events, the USB/USART/I2C/LPUART/LPTIMER wakeup events.



Stop mode without RTC

The Stop mode achieves the lowest power consumption while retaining the RAM and register contents. All clocks are stopped, the PLL, MSI RC, HSI and LSI RC, HSE and LSE crystal oscillators are disabled.

Some peripherals featuring wakeup capability can enable the HSI RC during Stop mode to detect their wakeup condition.

The voltage regulator is in the low-power mode. The device can be woken up from Stop mode by any of the EXTI line, in 3.5 μ s, the processor can serve the interrupt or resume the code. The EXTI line source can be any GPIO. It can be the PVD output, the comparator 1 event or comparator 2 event (if internal reference voltage is on). It can also be wakened by the USB/USART/I2C/LPUART/LPTIMER wakeup events.

Standby mode with RTC

The Standby mode is used to achieve the lowest power consumption and real time clock. The internal voltage regulator is switched off so that the entire V_{CORE} domain is powered off. The PLL, MSI RC, HSE crystal and HSI RC oscillators are also switched off. The LSE or LSI is still running. After entering Standby mode, the RAM and register contents are lost except for registers in the Standby circuitry (wakeup logic, IWDG, RTC, LSI, LSE Crystal 32 KHz oscillator, RCC_CSR register).

The device exits Standby mode in 60 µs when an external reset (NRST pin), an IWDG reset, a rising edge on one of the three WKUP pins, RTC alarm (Alarm A or Alarm B), RTC tamper event, RTC timestamp event or RTC Wakeup event occurs.

Standby mode without RTC

The Standby mode is used to achieve the lowest power consumption. The internal voltage regulator is switched off so that the entire V_{CORE} domain is powered off. The PLL, MSI RC, HSI and LSI RC, HSE and LSE crystal oscillators are also switched off. After entering Standby mode, the RAM and register contents are lost except for registers in the Standby circuitry (wakeup logic, IWDG, RTC, LSI, LSE Crystal 32 KHz oscillator, RCC_CSR register).

The device exits Standby mode in 60 μ s when an external reset (NRST pin) or a rising edge on one of the three WKUP pin occurs.

Note: The RTC, the IWDG, and the corresponding clock sources are not stopped automatically by entering Stop or Standby mode. The LCD is not stopped automatically by entering Stop mode.



Operating power cumply	Functionalities depending on the operating power supply range					
Operating power supply range ⁽¹⁾	DAC and ADC operation	Dynamic voltage scaling range	USB			
V _{DD} = 1.65 to 1.71 V	ADC only, conversion time up to 570 ksps	Range 2 or range 3	Not functional			
V _{DD} = 1.71 to 1.8 V ⁽²⁾	ADC only, conversion time up to 1.14 Msps	Range 1, range 2 or range 3	Functional ⁽³⁾			
V _{DD} = 1.8 to 2.0 V ⁽²⁾	Conversion time up to 1.14 Msps	Range1, range 2 or range 3	Functional ⁽³⁾			
V _{DD} = 2.0 to 2.4 V	Conversion time up to 1.14 Msps	Range 1, range 2 or range 3	Functional ⁽³⁾			
V _{DD} = 2.4 to 3.6 V	Conversion time up to 1.14 Msps	Range 1, range 2 or range 3	Functional ⁽³⁾			

Table 2. Functionalities depending on the operating power supply range

1. GPIO speed depends on V_{DD} voltage range. Refer to *Table 60: I/O AC characteristics* for more information about I/O speed.

CPU frequency changes from initial to final must respect "fcpu initial <4*fcpu final". It must also respect 5
µs delay between two changes. For example to switch from 4.2 MHz to 32 MHz, you can switch from 4.2
MHz to 16 MHz, wait 5 µs, then switch from 16 MHz to 32 MHz.

3. To be USB compliant from the I/O voltage standpoint, the minimum $V_{\text{DD_USB}}$ is 3.0 V.

CPU frequency range	Dynamic voltage scaling range
16 MHz to 32 MHz (1ws) 32 kHz to 16 MHz (0ws)	Range 1
8 MHz to 16 MHz (1ws) 32 kHz to 8 MHz (0ws)	Range 2
32 kHz to 4.2 MHz (0ws)	Range 3

Table 3. CPU frequency range depending on dynamic voltage scaling



			Low-	Low-		Stop	ę	Standby
IPs	Run/Active	Sleep	power run	power sleep		Wakeup capability		Wakeup capability
CPU	Y		Y					
Flash memory	0	0	0	0				
RAM	Y	Y	Y	Y	Y			
Backup registers	Y	Y	Y	Y	Y		Y	
EEPROM	0	0	0	0				
Brown-out reset (BOR)	0	0	0	0	0	0	0	0
DMA	0	0	0	0				
Programmable Voltage Detector (PVD)	0	0	0	0	0	0	-	
Power-on/down reset (POR/PDR)	Y	Y	Y	Y	Y	Y	Y	Y
High Speed Internal (HSI)	0	0			(2)			
High Speed External (HSE)	0	0	0	0				
Low Speed Internal (LSI)	0	0	0	0	0		0	
Low Speed External (LSE)	0	0	0	0	0		0	
Multi-Speed Internal (MSI)	0	0	Y	Y				
Inter-Connect Controller	Y	Y	Y	Y	Y			
RTC	0	0	0	0	0	0	0	
RTC Tamper	0	0	0	0	0	0	0	0
Auto WakeUp (AWU)	0	0	0	0	0	0	0	0
LCD	0	0	0	0	0		-	
USB	0	0				0		
USART	0	0	0	0	O ⁽³⁾	0		
LPUART	0	0	0	0	O ⁽³⁾	0		
SPI	0	0	0	0				
I2C	0	0	0	0	O ⁽⁴⁾	0		
ADC	0	0						

Table 4. Functionalities depending on the working mode (from Run/active down to standby) ⁽¹⁾



			Low-	Low-		Stop	5	Standby
IPs	Run/Active	Sleep	power run	power sleep		Wakeup capability		Wakeup capability
DAC	0	0	0	0	0			
Temperature sensor	0	0	0	0	0			
Comparators	0	0	0	0	0	0		
16-bit timers	0	0	0	0				
LPTIMER	0	0	0	0	0	0		
IWDG	0	0	0	0	0	0	0	0
WWDG	0	0	0	0				
Touch sensing controller (TSC)	0	0						
SysTick Timer	0	0	0	0				
GPIOs	0	0	0	0	0	0		2 pins
Wakeup time to Run mode	0 µs	0.36 µs	3 µs	32 µs		3.5 µs		50 µs
						4 µA (No) V _{DD} =1.8 V		28 µA (No) V _{DD} =1.8 V
Consumption	Down to 140 µA/MHz		Down to	Down to Down to	0.8 μA (with RTC) V _{DD} =1.8 V 0.4 μA (No RTC) V _{DD} =3.0 V		0.65 µA (with RTC) V _{DD} =1.8 V	
V _{DD} =1.8 to 3.6 V (Typ)	(from Flash memory)	(from Flash memory)	8 µA	4.5 µA				29 µA (No) V _{DD} =3.0 V
						(with RTC) _{DD} =3.0 V		5 µA (with) V _{DD} =3.0 V

Table 4. Functionalities depending on the working mode (from Run/active down to standby) (continued)⁽¹⁾

Legend: "Y" = Yes (enable). "O" = Optional can be enabled/disabled by software) "-" = Not available

2. Some peripherals with wakeup from Stop capability can request HSI to be enabled. In this case, HSI is woken up by the peripheral, and only feeds the peripheral which requested it. HSI is automatically put off when the peripheral does not need it anymore.

3. UART and LPUART reception is functional in Stop mode. It generates a wakeup interrupt on Start. To generate a wakeup on address match or received frame event, the LPUART can run on LSE clock while the UART has to wake up or keep running the HSI clock.

4. I2C address detection is functional in Stop mode. It generates a wakeup interrupt in case of address match. It will wake up the HSI during reception.



3.2 Interconnect matrix

Several peripherals are directly interconnected. This allows autonomous communication between peripherals, thus saving CPU resources and power consumption. In addition, these hardware connections allow fast and predictable latency.

Depending on peripherals, these interconnections can operate in Run, Sleep, Low-power run, Low-power sleep and Stop modes.

	Low- Low-							
Interconnect source	Interconnect destination	Interconnect action	Run	Sleep	power run	power sleep	Stop	
COMPx	TIM2,TIM21, TIM22	Timer input channel, trigger from analog signals comparison	Y	Y	Y	Y	-	
COMPX	LPTIM	Timer input channel, trigger from analog signals comparison	Y	Y	Y	Y	Y	
TIMx	TIMx	Timer triggered by other timer	Y	Y	Y	Y	-	
RTC LPTIM		Timer triggered by Auto wake-up	Y	Y	Y	Y	-	
		Timer triggered by RTC event	Y	Y	Y	Y	Y	
All clock source	TIMx	Clock source used as input channel for RC measurement and trimming	Y	Y	Y	Y	-	
USB	CRS/HSI48	the clock recovery system trims the HSI48 based on USB SOF	Y	Y	-	-	-	
	TIMx	Timer input channel and trigger	Y	Y	Y	Y	-	
GPIO	LPTIM	Timer input channel and trigger	Y	Y	Y	Y	Y	
	ADC,DAC	Conversion trigger	Y	Y	Y	Y	-	

Table 5. STM32L0xx peripherals interconnect matrix



3.3 $\operatorname{Arm}^{\mathbb{R}} \operatorname{Cortex}^{\mathbb{R}}$ -M0+ core with MPU

The Cortex-M0+ processor is an entry-level 32-bit Arm Cortex processor designed for a broad range of embedded applications. It offers significant benefits to developers, including:

- a simple architecture that is easy to learn and program
- ultra-low power, energy-efficient operation
- excellent code density
- deterministic, high-performance interrupt handling
- upward compatibility with Cortex-M processor family
- platform security robustness, with integrated Memory Protection Unit (MPU).

The Cortex-M0+ processor is built on a highly area and power optimized 32-bit processor core, with a 2-stage pipeline Von Neumann architecture. The processor delivers exceptional energy efficiency through a small but powerful instruction set and extensively optimized design, providing high-end processing hardware including a single-cycle multiplier.

The Cortex-M0+ processor provides the exceptional performance expected of a modern 32bit architecture, with a higher code density than other 8-bit and 16-bit microcontrollers.

Owing to its embedded Arm core, the STM32L053x6/8 are compatible with all Arm tools and software.

Nested vectored interrupt controller (NVIC)

The ultra-low-power STM32L053x6/8 embed a nested vectored interrupt controller able to handle up to 32 maskable interrupt channels and 4 priority levels.

The Cortex-M0+ processor closely integrates a configurable Nested Vectored Interrupt Controller (NVIC), to deliver industry-leading interrupt performance. The NVIC:

- includes a Non-Maskable Interrupt (NMI)
- provides zero jitter interrupt option
- provides four interrupt priority levels

The tight integration of the processor core and NVIC provides fast execution of Interrupt Service Routines (ISRs), dramatically reducing the interrupt latency. This is achieved through the hardware stacking of registers, and the ability to abandon and restart load-multiple and store-multiple operations. Interrupt handlers do not require any assembler wrapper code, removing any code overhead from the ISRs. Tail-chaining optimization also significantly reduces the overhead when switching from one ISR to another.

To optimize low-power designs, the NVIC integrates with the sleep modes, that include a deep sleep function that enables the entire device to enter rapidly stop or standby mode.

This hardware block provides flexible interrupt management features with minimal interrupt latency.



3.4 Reset and supply management

3.4.1 Power supply schemes

- V_{DD} = 1.65 to 3.6 V: external power supply for I/Os and the internal regulator. Provided externally through V_{DD} pins.
- V_{SSA}, V_{DDA} = 1.65 to 3.6 V: external analog power supplies for ADC, DAC, reset blocks, RCs and PLL (minimum voltage to be applied to V_{DDA} is 1.8 V when the DAC is used). V_{DDA} and V_{SSA} must be connected to V_{DD} and V_{SS}, respectively.
- V_{DD_USB} = 1.65 to 3.6V: external power supply for USB transceiver, USB_DM (PA11) and USB_DP (PA12). To guarantee a correct voltage level for USB communication V_{DD_USB} must be above 3.0V. If USB is not used this pin must be tied to V_{DD}. On packages without VDD_USB pin, V_{DD_USB} voltage is internally connected to V_{DD} voltage.

3.4.2 Power supply supervisor

The devices have an integrated ZEROPOWER power-on reset (POR)/power-down reset (PDR) that can be coupled with a brownout reset (BOR) circuitry.

Two versions are available:

- The version with BOR activated at power-on operates between 1.8 V and 3.6 V.
- The other version without BOR operates between 1.65 V and 3.6 V.

After the V_{DD} threshold is reached (1.65 V or 1.8 V depending on the BOR which is active or not at power-on), the option byte loading process starts, either to confirm or modify default thresholds, or to disable the BOR permanently: in this case, the VDD min value becomes 1.65 V (whatever the version, BOR active or not, at power-on).

When BOR is active at power-on, it ensures proper operation starting from 1.8 V whatever the power ramp-up phase before it reaches 1.8 V. When BOR is not active at power-up, the power ramp-up should guarantee that 1.65 V is reached on V_{DD} at least 1 ms after it exits the POR area.

Five BOR thresholds are available through option bytes, starting from 1.8 V to 3 V. To reduce the power consumption in Stop mode, it is possible to automatically switch off the internal reference voltage (V_{REFINT}) in Stop mode. The device remains in reset mode when V_{DD} is below a specified threshold, $V_{POR/PDR}$ or V_{BOR} , without the need for any external reset circuit.

Note: The start-up time at power-on is typically 3.3 ms when BOR is active at power-up, the startup time at power-on can be decreased down to 1 ms typically for devices with BOR inactive at power-up.

The devices feature an embedded programmable voltage detector (PVD) that monitors the $V_{DD/VDDA}$ power supply and compares it to the V_{PVD} threshold. This PVD offers 7 different levels between 1.85 V and 3.05 V, chosen by software, with a step around 200 mV. An interrupt can be generated when $V_{DD/VDDA}$ drops below the V_{PVD} threshold and/or when $V_{DD/VDDA}$ is higher than the V_{PVD} threshold. The interrupt service routine can then generate a warning message and/or put the MCU into a safe state. The PVD is enabled by software.



3.4.3 Voltage regulator

The regulator has three operation modes: main (MR), low power (LPR) and power down.

- MR is used in Run mode (nominal regulation)
- LPR is used in the Low-power run, Low-power sleep and Stop modes
- Power down is used in Standby mode. The regulator output is high impedance, the kernel circuitry is powered down, inducing zero consumption but the contents of the registers and RAM are lost except for the standby circuitry (wakeup logic, IWDG, RTC, LSI, LSE crystal 32 KHz oscillator, RCC_CSR).

3.5 Clock management

The clock controller distributes the clocks coming from different oscillators to the core and the peripherals. It also manages clock gating for low-power modes and ensures clock robustness. It features:

Clock prescaler

To get the best trade-off between speed and current consumption, the clock frequency to the CPU and peripherals can be adjusted by a programmable prescaler.

Safe clock switching

Clock sources can be changed safely on the fly in Run mode through a configuration register.

Clock management

To reduce power consumption, the clock controller can stop the clock to the core, individual peripherals or memory.

System clock source

Three different clock sources can be used to drive the master clock SYSCLK:

- 1-25 MHz high-speed external crystal (HSE), that can supply a PLL
- 16 MHz high-speed internal RC oscillator (HSI), trimmable by software, that can supply a PLLMultispeed internal RC oscillator (MSI), trimmable by software, able to generate 7 frequencies (65 kHz, 131 kHz, 262 kHz, 524 kHz, 1.05 MHz, 2.1 MHz, 4.2 MHz). When a 32.768 kHz clock source is available in the system (LSE), the MSI frequency can be trimmed by software down to a ±0.5% accuracy.

Auxiliary clock source

Two ultra-low-power clock sources that can be used to drive the LCD controller and the real-time clock:

- 32.768 kHz low-speed external crystal (LSE)
- 37 kHz low-speed internal RC (LSI), also used to drive the independent watchdog. The LSI clock can be measured using the high-speed internal RC oscillator for greater precision.

• RTC and LCD clock sources

The LSI, LSE or HSE sources can be chosen to clock the RTC and the LCD, whatever the system clock.

USB clock source

A 48 MHz clock trimmed through the USB SOF supplies the USB interface.



• Startup clock

After reset, the microcontroller restarts by default with an internal 2 MHz clock (MSI). The prescaler ratio and clock source can be changed by the application program as soon as the code execution starts.

Clock security system (CSS)

This feature can be enabled by software. If an HSE clock failure occurs, the master clock is automatically switched to HSI and a software interrupt is generated if enabled. Another clock security system can be enabled, in case of failure of the LSE it provides an interrupt or wakeup event which is generated if enabled.

• Clock-out capability (MCO: microcontroller clock output)

It outputs one of the internal clocks for external use by the application.

Several prescalers allow the configuration of the AHB frequency, each APB (APB1 and APB2) domains. The maximum frequency of the AHB and the APB domains is 32 MHz. See *Figure 2* for details on the clock tree.






Figure 2. Clock tree



3.6 Low-power real-time clock and backup registers

The real time clock (RTC) and the 5 backup registers are supplied in all modes including standby mode. The backup registers are five 32-bit registers used to store 20 bytes of user application data. They are not reset by a system reset, or when the device wakes up from Standby mode.

The RTC is an independent BCD timer/counter. Its main features are the following:

- Calendar with subsecond, seconds, minutes, hours (12 or 24 format), week day, date, month, year, in BCD (binary-coded decimal) format
- Automatically correction for 28, 29 (leap year), 30, and 31 day of the month
- Two programmable alarms with wake up from Stop and Standby mode capability
- Periodic wakeup from Stop and Standby with programmable resolution and period
- On-the-fly correction from 1 to 32767 RTC clock pulses. This can be used to synchronize it with a master clock.
- Reference clock detection: a more precise second source clock (50 or 60 Hz) can be used to enhance the calendar precision.
- Digital calibration circuit with 1 ppm resolution, to compensate for quartz crystal inaccuracy
- 2 anti-tamper detection pins with programmable filter. The MCU can be woken up from Stop and Standby modes on tamper event detection.
- Timestamp feature which can be used to save the calendar content. This function can be triggered by an event on the timestamp pin, or by a tamper event. The MCU can be woken up from Stop and Standby modes on timestamp event detection.

The RTC clock sources can be:

- A 32.768 kHz external crystal
- A resonator or oscillator
- The internal low-power RC oscillator (typical frequency of 37 kHz)
- The high-speed external clock

3.7 General-purpose inputs/outputs (GPIOs)

Each of the GPIO pins can be configured by software as output (push-pull or open-drain), as input (with or without pull-up or pull-down) or as peripheral alternate function. Most of the GPIO pins are shared with digital or analog alternate functions, and can be individually remapped using dedicated alternate function registers. All GPIOs are high current capable. Each GPIO output, speed can be slowed (40 MHz, 10 MHz, 2 MHz, 400 kHz). The alternate function configuration of I/Os can be locked if needed following a specific sequence in order to avoid spurious writing to the I/O registers. The I/O controller is connected to a dedicated IO bus with a toggling speed of up to 32 MHz.

Extended interrupt/event controller (EXTI)

The extended interrupt/event controller consists of 28 edge detector lines used to generate interrupt/event requests. Each line can be individually configured to select the trigger event (rising edge, falling edge, both) and can be masked independently. A pending register maintains the status of the interrupt requests. The EXTI can detect an external line with a pulse width shorter than the Internal APB2 clock period. Up to 51 GPIOs can be connected to the 16 configurable interrupt/event lines. The 12 other lines are connected to PVD, RTC, USB, USARTs, LPUART, LPTIMER or comparator events.



3.8 Memories

•

The STM32L053x6/8 devices have the following features:

- 8 Kbytes of embedded SRAM accessed (read/write) at CPU clock speed with 0 wait states. With the enhanced bus matrix, operating the RAM does not lead to any performance penalty during accesses to the system bus (AHB and APB buses).
- The non-volatile memory is divided into three arrays:
 - 32 or 64 Kbytes of embedded Flash program memory
 - 2 Kbytes of data EEPROM
 - Information block containing 32 user and factory options bytes plus 4 Kbytes of system memory

The user options bytes are used to write-protect or read-out protect the memory (with 4 Kbyte granularity) and/or readout-protect the whole memory with the following options:

- Level 0: no protection
- Level 1: memory readout protected.

The Flash memory cannot be read from or written to if either debug features are connected or boot in RAM is selected

• Level 2: chip readout protected, debug features (Cortex-M0+ serial wire) and boot in RAM selection disabled (debugline fuse)

The firewall protects parts of code/data from access by the rest of the code that is executed outside of the protected area. The granularity of the protected code segment or the non-volatile data segment is 256 bytes (Flash memory or EEPROM) against 64 bytes for the volatile data segment (RAM).

The whole non-volatile memory embeds the error correction code (ECC) feature.

3.9 Boot modes

At startup, BOOT0 pin and nBOOT1 option bit are used to select one of three boot options:

- Boot from Flash memory
- Boot from System memory
- Boot from embedded RAM

The boot loader is located in System memory. It is used to reprogram the Flash memory by using SPI1(PA4, PA5, PA6, PA7) or SPI2 (PB12, PB13, PB14, PB15), USART1(PA9, PA10) or USART2(PA2, PA3). See STM32[™] microcontroller system memory boot mode AN2606 for details.



3.10 Direct memory access (DMA)

The flexible 7-channel, general-purpose DMA is able to manage memory-to-memory, peripheral-to-memory and memory-to-peripheral transfers. The DMA controller supports circular buffer management, avoiding the generation of interrupts when the controller reaches the end of the buffer.

Each channel is connected to dedicated hardware DMA requests, with software trigger support for each channel. Configuration is done by software and transfer sizes between source and destination are independent.

The DMA can be used with the main peripherals: SPI, I²C, USART, LPUART, general-purpose timers, DAC, and ADC.

3.11 Liquid crystal display (LCD)

The LCD drives up to 8 common terminals and 32 segment terminals to drive up to 224 pixels.

- Internal step-up converter to guarantee functionality and contrast control irrespective of V_{DD}. This converter can be deactivated, in which case the V_{LCD} pin is used to provide the voltage to the LCD
- Supports static, 1/2, 1/3, 1/4 and 1/8 duty
- Supports static, 1/2, 1/3 and 1/4 bias
- Phase inversion to reduce power consumption and EMI
- Up to 8 pixels can be programmed to blink
- Unneeded segments and common pins can be used as general I/O pins
- LCD RAM can be updated at any time owing to a double-buffer
- The LCD controller can operate in Stop mode
- V_{LCD} rails decoupling capability

3.12 Analog-to-digital converter (ADC)

A native 12-bit, extended to 16-bit through hardware oversampling, analog-to-digital converter is embedded into STM32L053x6/8 device. It has up to 16 external channels and 3 internal channels (temperature sensor, voltage reference, V_{LCD} voltage measurement). Three channels, PA0, PA4 and PA5, are fast channels, while the others are standard channels.

The ADC performs conversions in single-shot or scan mode. In scan mode, automatic conversion is performed on a selected group of analog inputs.

The ADC frequency is independent from the CPU frequency, allowing maximum sampling rate of 1.14 MSPS even with a low CPU speed. The ADC consumption is low at all frequencies (~25 μ A at 10 kSPS, ~200 μ A at 1MSPS). An auto-shutdown function guarantees that the ADC is powered off except during the active conversion phase.

The ADC can be served by the DMA controller. It can operate from a supply voltage down to 1.65 V.

The ADC features a hardware oversampler up to 256 samples, this improves the resolution to 16 bits (see AN2668).



An analog watchdog feature allows very precise monitoring of the converted voltage of one, some or all scanned channels. An interrupt is generated when the converted voltage is outside the programmed thresholds.

The events generated by the general-purpose timers (TIMx) can be internally connected to the ADC start triggers, to allow the application to synchronize A/D conversions and timers.

3.13 Temperature sensor

The temperature sensor (T_{SENSE}) generates a voltage V_{SENSE} that varies linearly with temperature.

The temperature sensor is internally connected to the ADC_IN18 input channel which is used to convert the sensor output voltage into a digital value.

The sensor provides good linearity but it has to be calibrated to obtain good overall accuracy of the temperature measurement. As the offset of the temperature sensor varies from chip to chip due to process variation, the uncalibrated internal temperature sensor is suitable for applications that detect temperature changes only.

To improve the accuracy of the temperature sensor measurement, each device is individually factory-calibrated by ST. The temperature sensor factory calibration data are stored by ST in the system memory area, accessible in read-only mode.

Calibration value name	Description	Memory address
TSENSE_CAL1	TS ADC raw data acquired at temperature of 30 °C, V _{DDA} = 3 V	0x1FF8 007A - 0x1FF8 007B
TSENSE_CAL2	TS ADC raw data acquired at temperature of 130 °C V _{DDA} = 3 V	0x1FF8 007E - 0x1FF8 007F

Table 6. Temperature sensor calibration values

3.13.1 Internal voltage reference (V_{REFINT})

The internal voltage reference (V_{REFINT}) provides a stable (bandgap) voltage output for the ADC and Comparators. V_{REFINT} is internally connected to the ADC_IN17 input channel. It enables accurate monitoring of the V_{DD} value (when no external voltage, V_{REF+} , is available for ADC). The precise voltage of V_{REFINT} is individually measured for each part by ST during production test and stored in the system memory area. It is accessible in read-only mode.

Calibration value name	Description	Memory address
VREFINT_CAL	Raw data acquired at temperature of 25 °C V _{DDA} = 3 V	0x1FF8 0078 - 0x1FF8 0079



3.13.2 V_{LCD} voltage monitoring

This embedded hardware feature allows the application to measure the V_{LCD} supply voltage using the internal ADC channel ADC_IN16. As the V_{LCD} voltage may be higher than V_{DDA}, and thus outside the ADC input range, the ADC input is connected to LCD_VLCD2 (which provides 1/3V_{LCD} when the LCD is configured 1/3Bias and 1/4V_{LCD} when the LCD is configured 1/4Bias or 1/2Bias).

3.14 Digital-to-analog converter (DAC)

One 12-bit buffered DAC can be used to convert digital signal into analog voltage signal output. An optional amplifier can be used to reduce the output signal impedance.

This digital Interface supports the following features:

- One data holding register
- Left or right data alignment in 12-bit mode
- Synchronized update capability
- Noise-wave generation
- Triangular-wave generation
- DMA capability (including the underrun interrupt)
- External triggers for conversion
- Input reference voltage V_{REF+}

Four DAC trigger inputs are used in the STM32L053x6/8. The DAC channel is triggered through the timer update outputs that are also connected to different DMA channels.

3.15 Ultra-low-power comparators and reference voltage

The STM32L053x6/8 embed two comparators sharing the same current bias and reference voltage. The reference voltage can be internal or external (coming from an I/O).

- One comparator with ultra low consumption
- One comparator with rail-to-rail inputs, fast or slow mode.
- The threshold can be one of the following:
 - DAC output

•

- External I/O pins
- Internal reference voltage (V_{REFINT})
- submultiple of Internal reference voltage(1/4, 1/2, 3/4) for the rail to rail comparator.

Both comparators can wake up the devices from Stop mode, and be combined into a window comparator.

The internal reference voltage is available externally via a low-power / low-current output buffer (driving current capability of 1 µA typical).



3.16 System configuration controller

The system configuration controller provides the capability to remap some alternate functions on different I/O ports.

The highly flexible routing interface allows the application firmware to control the routing of different I/Os to the TIM2, TIM21, TIM22 and LPTIM timer input captures. It also controls the routing of internal analog signals to the USB internal oscillator, ADC, COMP1 and COMP2 and the internal reference voltage V_{REFINT} .

3.17 Touch sensing controller (TSC)

The STM32L053x6/8 provide a simple solution for adding capacitive sensing functionality to any application. These devices offer up to 24 capacitive sensing channels distributed over 8 analog I/O groups.

Capacitive sensing technology is able to detect the presence of a finger near a sensor which is protected from direct touch by a dielectric (such as glass, plastic). The capacitive variation introduced by the finger (or any conductive object) is measured using a proven implementation based on a surface charge transfer acquisition principle. It consists of charging the sensor capacitance and then transferring a part of the accumulated charges into a sampling capacitor until the voltage across this capacitor has reached a specific threshold. To limit the CPU bandwidth usage, this acquisition is directly managed by the hardware touch sensing controller and only requires few external components to operate.

The touch sensing controller is fully supported by the STMTouch touch sensing firmware library, which is free to use and allows touch sensing functionality to be implemented reliably in the end application.

Group	Capacitive sensing signal name	Pin name	Group	Capacitive sensing signal name	Pin name
	TSC_G1_IO1	PA0		TSC_G5_IO1	PB3
1	TSC_G1_IO2	PA1	5	TSC_G5_IO2	PB4
1	TSC_G1_IO3	PA2	5	TSC_G5_IO3	PB6
	TSC_G1_IO4	PA3		TSC_G5_IO4	PB7
	TSC_G2_IO1	PA4 ⁽¹⁾		TSC_G6_IO1	PB11
2	TSC_G2_IO2	PA5	6	TSC_G6_IO2	PB12
2	TSC_G2_IO3	PA6	0	TSC_G6_IO3	PB13
	TSC_G2_IO4	PA7		TSC_G6_IO4	PB14
	TSC_G3_IO1	PC5		TSC_G7_IO1	PC0
3	TSC_G3_IO2	PB0	7	TSC_G7_IO2	PC1
3	TSC_G3_IO3	PB1	/	TSC_G7_IO3	PC2
	TSC_G3_IO4	PB2		TSC_G7_IO4	PC3

Table 8. Capacitive sensing GPIOs available on STM32L053x6/8 devices



Group	Capacitive sensing signal name	Pin name	Group	Capacitive sensing signal name	Pin name
	TSC_G4_IO1	PA9		TSC_G8_IO1	PC6
4	TSC_G4_IO2	PA10	8	TSC_G8_IO2	PC7
4	TSC_G4_IO3	PA11	0	TSC_G8_IO3	PC8
	TSC_G4_IO4	PA12		TSC_G8_IO4	PC9

Table 8. Capacitive sensing GPIOs available on STM32L053x6/8 devices

1. This GPIO offers a reduced touch sensing sensitivity. It is thus recommended to use it as sampling capacitor I/O.

3.18 Timers and watchdogs

The ultra-low-power STM32L053x6/8 devices include three general-purpose timers, one low-power timer (LPTIM), one basic timer, two watchdog timers and the SysTick timer.

Table 9 compares the features of the general-purpose and basic timers.

Timer	Counter resolution	Counter type	Prescaler factor	DMA request generation	Capture/compare channels	Complementary outputs
TIM2	16-bit	Up, down, up/down	Any integer between 1 and 65536	Yes	4	No
TIM21, TIM22	16-bit	Up, down, up/down	Any integer between 1 and 65536	No	2	No
TIM6	16-bit	Up	Any integer between 1 and 65536	Yes	0	No

 Table 9. Timer feature comparison

3.18.1 General-purpose timers (TIM2, TIM21 and TIM22)

There are three synchronizable general-purpose timers embedded in the STM32L053x6/8 devices (see *Table 9* for differences).

TIM2

TIM2 is based on 16-bit auto-reload up/down counter. It includes a 16-bit prescaler. It features four independent channels each for input capture/output compare, PWM or one-pulse mode output.

The TIM2 general-purpose timers can work together or with the TIM21 and TIM22 generalpurpose timers via the Timer Link feature for synchronization or event chaining. Their counter can be frozen in debug mode. Any of the general-purpose timers can be used to generate PWM outputs.

TIM2 has independent DMA request generation.

This timer is capable of handling quadrature (incremental) encoder signals and the digital outputs from 1 to 3 hall-effect sensors.



TIM21 and TIM22

TIM21 and TIM22 are based on a 16-bit auto-reload up/down counter. They include a 16-bit prescaler. They have two independent channels for input capture/output compare, PWM or one-pulse mode output. They can work together and be synchronized with the TIM2, full-featured general-purpose timers.

They can also be used as simple time bases and be clocked by the LSE clock source (32.768 kHz) to provide time bases independent from the main CPU clock.

3.18.2 Low-power Timer (LPTIM)

The low-power timer has an independent clock and is running also in Stop mode if it is clocked by LSE, LSI or an external clock. It is able to wakeup the devices from Stop mode.

This low-power timer supports the following features:

- 16-bit up counter with 16-bit autoreload register
- 16-bit compare register
- Configurable output: pulse, PWM
- Continuous / one shot mode
- Selectable software / hardware input trigger
- Selectable clock source
 - Internal clock source: LSE, LSI, HSI or APB clock
 - External clock source over LPTIM input (working even with no internal clock source running, used by the Pulse Counter Application)
- Programmable digital glitch filter
- Encoder mode

3.18.3 Basic timer (TIM6)

This timer can be used as a generic 16-bit timebase. It is mainly used for DAC trigger generation.

3.18.4 SysTick timer

This timer is dedicated to the OS, but could also be used as a standard downcounter. It is based on a 24-bit downcounter with autoreload capability and a programmable clock source. It features a maskable system interrupt generation when the counter reaches '0'.

3.18.5 Independent watchdog (IWDG)

The independent watchdog is based on a 12-bit downcounter and 8-bit prescaler. It is clocked from an independent 37 kHz internal RC and, as it operates independently of the main clock, it can operate in Stop and Standby modes. It can be used either as a watchdog to reset the device when a problem occurs, or as a free-running timer for application timeout management. It is hardware- or software-configurable through the option bytes. The counter can be frozen in debug mode.



3.18.6 Window watchdog (WWDG)

The window watchdog is based on a 7-bit downcounter that can be set as free-running. It can be used as a watchdog to reset the device when a problem occurs. It is clocked from the main clock. It has an early warning interrupt capability and the counter can be frozen in debug mode.

3.19 Communication interfaces

3.19.1 I²C bus

two I^2C interface (I2C1, I2C2) can operate in multimaster or slave modes.

Each I²C interface can support Standard mode (Sm, up to 100 kbit/s), Fast mode (Fm, up to 400 kbit/s) and Fast Mode Plus (Fm+, up to 1 Mbit/s) with 20 mA output drive on some I/Os.

7-bit and 10-bit addressing modes, multiple 7-bit slave addresses (2 addresses, 1 with configurable mask) are also supported as well as programmable analog and digital noise filters.

	Analog filter	Digital filter
Pulse width of suppressed spikes	≥ 50 ns	Programmable length from 1 to 15 I2C peripheral clocks
Benefits	Available in Stop mode	 Extra filtering capability vs. standard requirements. Stable length
Drawbacks	Variations depending on temperature, voltage, process	Wakeup from Stop on address match is not available when digital filter is enabled.

Table 10. Comparison of I2C analog and digital filters

In addition, I2C1 provides hardware support for SMBus 2.0 and PMBus 1.1: ARP capability, Host notify protocol, hardware CRC (PEC) generation/verification, timeouts verifications and ALERT protocol management. I2C1 also has a clock domain independent from the CPU clock, allowing the I2C1 to wake up the MCU from Stop mode on address match.

Each I2C interface can be served by the DMA controller.

Refer to *Table 11* for an overview of I2C interface features.

Table 11	. STM32L053	x6/8 I ² C im	plementation
----------	-------------	--------------------------	--------------

I2C features ⁽¹⁾	I2C1	I2C2
7-bit addressing mode	Х	Х
10-bit addressing mode	Х	Х
Standard mode (up to 100 kbit/s)	Х	Х
Fast mode (up to 400 kbit/s)	Х	Х
Fast Mode Plus with 20 mA output drive I/Os (up to 1 Mbit/s)	Х	X ⁽²⁾
Independent clock	Х	-



I2C features ⁽¹⁾	I2C1	I2C2
SMBus	Х	-
Wakeup from STOP	Х	-

Table 11. STM32L053x6/8 I²C implementation (continued)

1. X = supported.

 See Table 15: STM32L053x6/8 pin definitions on page 40 for the list of I/Os that feature Fast Mode Plus capability

3.19.2 Universal synchronous/asynchronous receiver transmitter (USART)

The two USART interfaces (USART1, USART2) are able to communicate at speeds of up to 4 Mbit/s.

They provide hardware management of the CTS, RTS and RS485 driver enable (DE) signals, multiprocessor communication mode, master synchronous communication and single-wire half-duplex communication mode. They also support SmartCard communication (ISO 7816), IrDA SIR ENDEC, LIN Master/Slave capability, auto baud rate feature and has a clock domain independent from the CPU clock, allowing to wake up the MCU from Stop mode using baudrates up to 42 Kbaud.

All USART interfaces can be served by the DMA controller.

Table 12 for the supported modes and features of USART interfaces.

USART modes/features ⁽¹⁾	USART1 and USART2	
Hardware flow control for modem	X	
Continuous communication using DMA	X	
Multiprocessor communication	X	
Synchronous mode ⁽²⁾	X	
Smartcard mode	Х	
Single-wire half-duplex communication	X	
IrDA SIR ENDEC block	X	
LIN mode	X	
Dual clock domain and wakeup from Stop mode	X	
Receiver timeout interrupt	X	
Modbus communication	X	
Auto baud rate detection (4 modes)	X	
Driver Enable	X	

Table 12. USART implementation

1. X = supported.

2. This mode allows using the USART as an SPI master.

3.19.3 Low-power universal asynchronous receiver transmitter (LPUART)

The devices embed one Low-power UART. The LPUART supports asynchronous serial communication with minimum power consumption. It supports half duplex single wire



communication and modem operations (CTS/RTS). It allows multiprocessor communication.

The LPUART has a clock domain independent from the CPU clock. It can wake up the system from Stop mode using baudrates up to 46 Kbaud. The Wakeup events from Stop mode are programmable and can be:

- Start bit detection
- Or any received data frame
- Or a specific programmed data frame

Only a 32.768 kHz clock (LSE) is needed to allow LPUART communication up to 9600 baud. Therefore, even in Stop mode, the LPUART can wait for an incoming frame while having an extremely low energy consumption. Higher speed clock can be used to reach higher baudrates.

LPUART interface can be served by the DMA controller.

3.19.4 Serial peripheral interface (SPI)/Inter-integrated sound (I2S)

Up to two SPIs are able to communicate at up to 16 Mbits/s in slave and master modes in full-duplex and half-duplex communication modes. The 3-bit prescaler gives 8 master mode frequencies and the frame is configurable to 8 bits or 16 bits. The hardware CRC generation/verification supports basic SD Card/MMC modes.

The USARTs with synchronous capability can also be used as SPI master.

One standard I2S interfaces (multiplexed with SPI2) is available. It can operate in master or slave mode, and can be configured to operate with a 16-/32-bit resolution as input or output channels. Audio sampling frequencies from 8 kHz up to 192 kHz are supported. When the I2S interfaces is configured in master mode, the master clock can be output to the external DAC/CODEC at 256 times the sampling frequency.

The SPIs can be served by the DMA controller.

Refer to Table 13 for the differences between SPI1 and SPI2.

Table 13.	SPI/I2S	implementation
-----------	---------	----------------

SPI1	SPI2
Х	Х
-	Х
Х	Х
	X

1. X = supported.



3.19.5 Universal serial bus (USB)

The STM32L053x6/8 embed a full-speed USB device peripheral compliant with the USB specification version 2.0. The internal USB PHY supports USB FS signaling, embedded DP pull-up and also battery charging detection according to Battery Charging Specification Revision 1.2. The USB interface implements a full-speed (12 Mbit/s) function interface with added support for USB 2.0 Link Power Management. It has software-configurable endpoint setting with packet memory up to 1 KB and suspend/resume support. It requires a precise 48 MHz clock which can be generated from the internal main PLL (the clock source must use a HSE crystal oscillator) or by the internal 48 MHz oscillator in automatic trimming mode. The synchronization for this oscillator can be taken from the USB data stream itself (SOF signalization) which allows crystal-less operation.

3.20 Clock recovery system (CRS)

The STM32L053x6/8 embed a special block which allows automatic trimming of the internal 48 MHz oscillator to guarantee its optimal accuracy over the whole device operational range. This automatic trimming is based on the external synchronization signal, which could be either derived from USB SOF signalization, from LSE oscillator, from an external signal on CRS_SYNC pin or generated by user software. For faster lock-in during startup it is also possible to combine automatic trimming with manual trimming action.

3.21 Cyclic redundancy check (CRC) calculation unit

The CRC (cyclic redundancy check) calculation unit is used to get a CRC code using a configurable generator polynomial value and size.


Among other applications, CRC-based techniques are used to verify data transmission or storage integrity. In the scope of the EN/IEC 60335-1 standard, they offer a means of verifying the Flash memory integrity. The CRC calculation unit helps compute a signature of the software during runtime, to be compared with a reference signature generated at linktime and stored at a given memory location.

3.22 Serial wire debug port (SW-DP)

An Arm SW-DP interface is provided to allow a serial wire debugging tool to be connected to the MCU.



4 Pin descriptions



1. The above figure shows the package top view.

2. I/O pin supplied by VDD_USB.



	igule 4.				DOA		ul - 3X	5 11111
	1	2	3	4	5	6	7	8
A	PC14↓ (DSC32) `_IN∕	(PC13)	(PB9)	(PB4)	(PB3)	(PA15)	(PA14)	(PA13)
В	PCT5- OSC32 _OUT	(VLCD)	(PB8)		(PD2)	(PC11)	(PC10)	(PA12)
С	PHO- SC_IN	(vss)	(PB7)	(PB5)	(PC12)	(PA10)	(PA9)	(PA11)
D			(PB6)	(vss)	(vss)	(vss)	(PA8)	(PC9)
Е		(PC1)	(PC0)				(PC7)	(PC8)
F	(vssa)	(PC2)	(PA2)	(PA5)	(PB0)	(PC6)	(PB15)	(PB14)
G	VREF	(PA0)	(PA3)	(PA6)	(PB1)	(PB2)	(PB10)	(PB13)
н	(VDDA)	(PA1)	(PA4)	(PA7)	(PC4)	(PC5)	(PB11)	(PB12)
	L							

Figure 4. STM32L053x6/8 TFBGA64 ballout - 5x 5 mm

1. The above figure shows the package top view.

2. I/O pin supplied by VDD_USB.

38/132






Figure 5. STM32L053x6/8 LQFP48 pinout - 7 x 7 mm

1. The above figure shows the package top view.

2. I/O pin supplied by VDD_USB.

Name	Abbreviation	Definition
Pin name		ed in brackets below the pin name, the pin function during ne as the actual pin name
	S	Supply pin
Pin type	I	Input only pin
	I/O	Input / output pin
	FT	5 V tolerant I/O
	FTf	5 V tolerant I/O, FM+ capable
I/O structure	TC	Standard 3.3V I/O
	В	Dedicated BOOT0 pin
	RST	Bidirectional reset pin with embedded weak pull-up resistor
Notes	Unless otherwise specifie after reset.	ed by a note, all I/Os are set as floating inputs during and



		Eogona/abbiethatione							
Nar	ne	Abbreviation Definition							
Pin functions	Alternate functions	Functions selected throug	gh GPIOx_AFR registers						
	Additional functions	Functions directly selected/enabled through peripheral registers							

Table 14. Legend/abbreviations used in the pinout table (continued)

Table 15. STM32L053x6/8 pin definitions

Pin	num	ber						
LQFP48	LQFP64	TFBGA64	Pin name (function after reset)	Pin type	I/O structure	Notes	Alternate functions	Additional functions
1	1	B2	VLCD	S	-	-	-	-
2	2	A2	PC13	I/O	FT	-	-	RTC_TAMP1/RTC_TS/RT C_OUT/WKUP2
3	3	A1	PC14-OSC32_IN (PC14)	I/O	FT	-	-	OSC32_IN
4	4	B1	PC15- OSC32_OUT (PC15)	I/O	тс	-	-	OSC32_OUT
5	5	C1	PH0-OSC_IN (PH0)	I/O	тс	-	USB_CRS_SYNC	OSC_IN
6	6	D1	PH1-OSC_OUT (PH1)	I/O	тс	-	-	OSC_OUT
7	7	E1	NRST	I/O	RST	-	-	-
-	8	E3	PC0	I/O	FT	-	LPTIM1_IN1, LCD_SEG18, EVENTOUT, TSC_G7_IO1	ADC_IN10
-	9	E2	PC1	I/O	FT	-	LPTIM1_OUT, LCD_SEG19, EVENTOUT, TSC_G7_IO2	ADC_IN11
-	10	F2	PC2	I/O	FT	-	LPTIM1_IN2, LCD_SEG20, SPI2_MISO/I2S2_MCK, TSC_G7_IO3	ADC_IN12
-	11	-	PC3	I/O	FT	-	LPTIM1_ETR, LCD_SEG21, SPI2_MOSI/I2S2_SD, TSC_G7_IO4	ADC_IN13



Pin	num	ber						
LQFP48	LQFP64	TFBGA64	Pin name (function after reset)	Pin type	I/O structure	Notes	Alternate functions	Additional functions
8	12	F1	VSSA	S	-	-	-	-
-	-	G1	VREF+	S	-	-	-	-
9	13	H1	VDDA	S	-	-	-	-
10	14	G2	PA0	I/O	тс	-	TIM2_CH1, TSC_G1_IO1, USART2_CTS, TIM2_ETR, COMP1_OUT	COMP1_INM6, ADC_IN0, RTC_TAMP2/WKUP1
11	15	H2	PA1	I/O	FT	-	EVENTOUT, LCD_SEG0, TIM2_CH2, TSC_G1_IO2, USART2_RTS_DE, TIM21_ETR	COMP1_INP, ADC_IN1
12	16	F3	PA2	I/O	FT	-	TIM21_CH1, LCD_SEG1, TIM2_CH3, TSC_G1_IO3, USART2_TX, COMP2_OUT	COMP2_INM6, ADC_IN2
13	17	G3	PA3	I/O	FT	-	TIM21_CH2, LCD_SEG2, TIM2_CH4, TSC_G1_IO4, USART2_RX	COMP2_INP, ADC_IN3
-	18	C2	VSS	S		-	-	-
-	19	D2	VDD	S		-	-	-
14	20	H3	PA4	I/O	тс	(1)	SPI1_NSS, TSC_G2_IO1, USART2_CK, TIM22_ETR	COMP1_INM4, COMP2_INM4, ADC_IN4, DAC_OUT
15	21	F4	PA5	I/O	тс	-	SPI1_SCK, TIM2_ETR, TSC_G2_IO2, TIM2_CH1	COMP1_INM5, COMP2_INM5, ADC_IN5
16	22	G4	PA6	I/O	FT	-	SPI1_MISO, LCD_SEG3, TSC_G2_IO3, LPUART1_CTS, TIM22_CH1, EVENTOUT, COMP1_OUT	ADC_IN6
17	23	H4	PA7	I/O	FT	-	SPI1_MOSI, LCD_SEG4, TSC_G2_IO4, TIM22_CH2, EVENTOUT, COMP2_OUT	ADC_IN7
-	24	H5	PC4	I/O	FT	-	EVENTOUT, LCD_SEG22, LPUART1_TX	ADC_IN14



Pin	num	ber						
LQFP48	LQFP64	TFBGA64	Pin name (function after reset)	Pin type	I/O structure	Notes	Alternate functions	Additional functions
-	25	H6	PC5	I/O	FT	-	LCD_SEG23, LPUART1_RX, TSC_G3_IO1	ADC_IN15
18	26	F5	PB0	I/O	FT	-	EVENTOUT, LCD_SEG5, TSC_G3_IO2	LCD_VLCD3, ADC_IN8, VREF_OUT
19	27	G5	PB1	I/O	FT	-	LCD_SEG6, TSC_G3_IO3, LPUART1_RTS_DE	ADC_IN9, VREF_OUT
20	28	G6	PB2	I/O	FT	-	LPTIM1_OUT, TSC_G3_IO4	LCD_VLCD1
21	29	G7	PB10	I/O	FT	-	LCD_SEG10, TIM2_CH3, TSC_SYNC, LPUART1_TX, SPI2_SCK, I2C2_SCL	-
22	30	H7	PB11	I/O	FT	-	EVENTOUT, LCD_SEG11, TIM2_CH4, TSC_G6_IO1, LPUART1_RX, I2C2_SDA	-
23	31	D6	VSS	S		-	-	-
24	32	E5	VDD	S		-	-	-
25	33	H8	PB12	I/O	FT	-	SPI2_NSS/I2S2_WS, LCD_SEG12, LPUART1_RTS_DE, TSC_G6_IO2, I2C2_SMBA, EVENTOUT	LCD_VLCD2
26	34	G8	PB13	I/O	FTf	-	SPI2_SCK/I2S2_CK, LCD_SEG13, TSC_G6_IO3, LPUART1_CTS, I2C2_SCL, TIM21_CH1	-
27	35	F8	PB14	I/O	FTf	-	SPI2_MISO/I2S2_MCK, LCD_SEG14, RTC_OUT, TSC_G6_IO4, LPUART1_RTS_DE, I2C2_SDA, TIM21_CH2	-
28	36	F7	PB15	I/O	FT	-	SPI2_MOSI/I2S2_SD, LCD_SEG15, RTC_REFIN	-

	Table 15. STM	32L053x6/8	B pin definitions	(continued)
--	---------------	------------	-------------------	-------------

42/132



Pin	num	ber						
LQFP48	LQFP64	TFBGA64	Pin name (function after reset)	Pin type	I/O structure	Notes	Alternate functions	Additional functions
-	37	F6	PC6	I/O	FT	-	TIM22_CH1,LCD_SEG24, TSC_G8_IO1	-
-	38	E7	PC7	I/O	FT	-	TIM22_CH2,LCD_SEG25, TSC_G8_IO2	-
-	39	E8	PC8	I/O	FT	-	TIM22_ETR, LCD_SEG26, TSC_G8_IO3	-
-	40	D8	PC9	I/O	FT	-	TIM21_ETR, LCD_SEG27, USB_NOE, TSC_G8_IO4	-
29	41	D7	PA8	I/O	FT	-	MCO, LCD_COM0, USB_CRS_SYNC, EVENTOUT, USART1_CK	-
30	42	C7	PA9	I/O	FT	-	MCO, LCD_COM1, TSC_G4_IO1, USART1_TX	-
31	43	C6	PA10	I/O	FT	-	LCD_COM2, TSC_G4_IO2, USART1_RX	-
32	44	C8	PA11	I/O	FT	(2)	SPI1_MISO, EVENTOUT, TSC_G4_IO3, USART1_CTS, COMP1_OUT	USB_DM
33	45	B8	PA12	I/O	FT	(2)	SPI1_MOSI, EVENTOUT, TSC_G4_IO4, USART1_RTS_DE, COMP2_OUT	USB_DP
34	46	A8	PA13	I/O	FT	-	SWDIO, USB_NOE	-
35	47	D5	VSS	S		-	-	-
36	48	E6	VDD_USB	S		-	-	-
37	49	A7	PA14	I/O	FT	-	SWCLK, USART2_TX	-
38	50	A6	PA15	I/O	FT	-	SPI1_NSS, LCD_SEG17, TIM2_ETR, EVENTOUT, USART2_RX, TIM2_CH1	-
-	51	B7	PC10	I/O	FT	-	LPUART1_TX, LCD_COM4/LCD_SEG28/ LCD_SEG40	-

Table 15. STM32L053x6/8 pin definitions (continued)



Pin	num	ber						
LQFP48	LQFP64	TFBGA64	Pin name (function after reset)	Pin type	I/O structure	Notes	Alternate functions	Additional functions
-	52	B6	PC11	I/O	FT	-	LPUART1_RX, LCD_COM5/LCD_SEG29/ LCD_SEG41	-
-	53	C5	PC12	I/O	FT	-	LCD_COM6/LCD_SEG30/ LCD_SEG42	-
-	54	B5	PD2	I/O	FT	-	LPUART1_RTS_DE, LCD_COM7/LCD_SEG31/ LCD_SEG43	-
39	55	A5	PB3	I/O	FT	-	SPI1_SCK, LCD_SEG7, TIM2_CH2, TSC_G5I_O1, EVENTOUT	COMP2_INN
40	56	A4	PB4	I/O	FT	-	SPI1_MISO, LCD_SEG8, EVENTOUT, TSC_G5_IO2, TIM22_CH1	COMP2_INP
41	57	C4	PB5	I/O	FT	-	SPI1_MOSI, LCD_SEG9, LPTIM1_IN1, I2C1_SMBA, TIM22_CH2	COMP2_INP
42	58	D3	PB6	I/O	FTf	-	USART1_TX, I2C1_SCL, LPTIM1_ETR, TSC_G5_IO3	COMP2_INP
43	59	C3	PB7	I/O	FTf	-	USART1_RX, I2C1_SDA, LPTIM1_IN2, TSC_G5_IO4	COMP2_INP, PVD_IN
44	60	B4	BOOT0	Ι	В	-	-	-
45	61	В3	PB8	I/O	FTf	-	LCD_SEG16, TSC_SYNC, I2C1_SCL	-
46	62	A3	PB9	I/O	FTf	-	LCD_COM3, EVENTOUT, I2C1_SDA, SPI2_NSS/I2S2_WS	-
47	63	D4	VSS	S	-	-	-	-
48	64	E4	VDD	S	-	-	-	-

Table 15. STM32L053x6/8 pin definitions (continued)

1. This GPIO offers a reduced touch sensing sensitivity. It is thus recommended to use it as sampling capacitor I/O.


2. These pins are powered by VDD_USB. For all characteristics that refer to V_{DD} , V_{DD_USB} must be used instead.



Table 16. Alternate function port A	AF1 AF2 AF3 AF4 AF5 AF6 AF7	LCD USB/TIM2/ TSC/ USART1/2/3 TIM2/21/22 EVENTOUT COMP1/2	- TIM2_CH1 TSC_G1_I01 USART2_CTS TIM2_ETR - COMP1_OUT	LCD_SEG0 TIM2_CH2 TSC_G1_IO2 USART2_RTS_ TIM21_ETR -	LCD_SEG1 TIM2_CH3 TSC_G1_IO3 USART2_TX - COMP2_OUT	LCD_SEG2 TIM2_CH4 TSC_G1_IO4 USART2_RX	- TSC_G2_101 USART2_CK TIM22_ETR -	- TIM2_ETR TSC_G2_IO2 - TIM2_CH1	LCD_SEG3 - TSC_G2_IO3 LPUART1_CTS TIM22_CH1 EVENTOUT COMP1_OUT	LCD_SEG4 - TSC_G2_IO4 - TIM22_CH2 EVENTOUT COMP2_OUT	LCD_COM0 USB_CRS_SYNC EVENTOUT USART1_CK	LCD_COM1 - TSC_G4_I01 USART1_TX	LCD_COM2 - TSC_G4_IO2 USART1_RX	- EVENTOUT TSC_G4_103 USART1_CTS - COMP1_OUT	- EVENTOUT TSC_G4_I04 USART1_RTS COMP2_OUT DE			LCD_SEG17 TIM2_ETR EVENTOUT USART2_RX TIM2_CH1
Table 16. Alternate function port A	AF4							102 -								ı	USART2_1	
	AF3		TSC_G1_	TSC_G1_I	TSC_G1_	TSC_G1_	TSC_G2_	TSC_G2_	TSC_G2_	TSC_G2_		TSC_G4_	TSC_G4_	TSC_G4_	TSC_G4_I	,		EVENTO
	AF2	USB/TIM2/ EVENTOUT/	TIM2_CH1	TIM2_CH2	TIM2_CH3	TIM2_CH4	ı	TIM2_ETR	1	'	USB_CRS_SYN	1	'	EVENTOUT	EVENTOUT	USB_NOE	,	TIM2_ETR
	AF1	ГСD	,	LCD_SEG0	LCD_SEG1	LCD_SEG2	,	,	LCD_SEG3	LCD_SEG4	LCD_COM0	LCD_COM1	LCD_COM2	1	ı		,	LCD_SEG17
	AFO	SPI1/TIM21/SYS_A F/EVENTOUT/		EVENTOUT	TIM21_CH1	TIM21_CH2	SPI1_NSS	SPI1_SCK	SPI1_MISO	SPI1_MOSI	MCO	MCO	1	SPI1_MISO	SPI1_MOSI	SWDIO	SWCLK	SPI1_NSS
		Port	PA0	PA1	PA2	PA3	PA4 (1)	PA5	PA6	Port A PA7	PA8	PA9	PA10	PA11	PA12	PA13	PA14	PA15

STM32L053x6 STM32L053x8

45/132



		<u>.</u> .															•	
	AF6	I2C2/TIM21/ EVENTOUT	'	ı	'	,	,	,	'	-	,	ı	I2C2_SCL	I2C2_SDA	EVENTOUT	TIM21_CH1	TIM21_CH2	,
	AF5	SP12/12S2/12C2	ı	ı	ı	ı	ı	ı	1	I	ı	SPI2_NSS/I2S2_ WS	SPI2_SCK		I2C2_SMBA	I2C2_SCL	I2C2_SDA	
	AF4	I2C1/TIM22/ EVENTOUT/ LPUART1	ı	LPUART1_RTS_ DE	I	EVENTOUT	TIM22_CH1	TIM22_CH2	·	-	I2C1_SCL	I2C1_SDA	LPUART1_TX	LPUART1_RX	·	LPUART1_CTS	LPUART1_RTS_ DE	
ction port B	AF3	I2C1/TSC	TSC_G3_102	TSC_G3_103	TSC_G3_104	TSC_G51_01	TSC_G5_102	I2C1_SMBA	TSC_G5_103	TSC_G5_104	TSC_SYNC	I	TSC_SYNC	TSC_G6_I01	TSC_G6_IO2	TSC_G6_I03	TSC_G6_104	
Table 17. Alternate function port B	AF2	LPUART1/LPTIM /TIM2/SYS_AF/ EVENTOUT	ı	-	LPTIM1_OUT	TIM2_CH2	EVENTOUT	LPTIM1_IN1	LPTIM1_ETR	LPTIM1_IN2	ı	EVENTOUT	TIM2_CH3	TIM2_CH4	LPUART1_RTS_ DE	ı	RTC_OUT	RTC_REFIN
Table	AF1	I2C1/LCD	LCD_SEG5	LCD_SEG6	ı	LCD_SEG7	LCD_SEG8	LCD_SEG9	I2C1_SCL	I2C1_SDA	LCD_SEG16	LCD_COM3	LCD_SEG10	LCD_SEG11	LCD_SEG12	LCD_SEG13	LCD_SEG14	LCD_SEG15
	AFO	SPI1/SPI2/I2S2/ USART1/ EVENTOUT/	EVENTOUT	I	ı	SPI1_SCK	SPI1_MISO	SPI1_MOSI	USART1_TX	USART1_RX	ı	I	ı	EVENTOUT	SPI2_NSS/I2S2_WS	SPI2_SCK/I2S2_CK	SPI2_MISO/I2S2_MCK	SPI2_MOSI/I2S2_SD
	 		PB0	PB1	PB2	PB3	PB4	PB5	PB6	PB7	PB8	PB9	PB10	PB11	PB12	PB13	PB14	PB15
		Port									Port B							
46/	132								Doc	ID02	2584	4 Rev	8					

Pin descriptions

STM32L053x6 STM32L053x8

57

AF3	TSC	TSC_G7_101	TSC_G7_102	TSC_G7_103	TSC_G7_104	I	TSC_G3_101	TSC_G8_101	TSC_G8_102	TSC_G8_IO3	TSC_G8_IO4	ı	T	I	ı	I			AF1	ГСD	LCD_COM7/LCD_SEG31
rt C AF2	SPI2/12S2/USB/ LPUART1/ EVENTOUT	EVENTOUT	EVENTOUT	SPI2_MISO/I2S2_MCK	SPI2_MOSI/I2S2_SD	LPUART1_TX	LPUART1_RX	ı	1	ı	USB_NOE	1	1	1		I		סד			
Table 18. Alternate function port C AF1	ΓCD	LCD_SEG18	LCD_SEG19	LCD_SEG20	LCD_SEG21	LCD_SEG22	LCD_SEG23	LCD_SEG24	LCD_SEG25	LCD_SEG26	LCD_SEG27	LCD_COM4/LCD_SEG28	LCD_COM5/LCD_SEG29	LCD_COM6/LCD_SEG30				Table 19. Alternate function port D	AFO	LPUART1	LPUART1_RTS_DE
AF0	LPUART1/LPTIM/ TIM21/12/ EVENTOUT/	LPTIM1_IN1	LPTIM1_OUT	LPTIM1_IN2	LPTIM1_ETR	EVENTOUT	,	TIM22_CH1	TIM22_CH2	TIM22_ETR	TIM21_ETR	LPUART1_TX	LPUART1_RX		'	ı		Ta			PD2
	Port	PCO	PC1	PC2	PC3	PC4	PC5	PC6	PC7	PC8	PC9	PC10	PC11	PC12	PC13	PC14	PC15				Port D

STM32L053x6 STM32L053x8

Pin descriptions

Table 20. Alternate function port H	AFO	NSB	UNS_CRS_SYNC	
	Dort		0Hd	١Hd
	ă		Dort H	55

48/132

DocID025844 Rev 8



5 Memory mapping

Refer to the product line reference manual for details on the memory mapping as well as the boundary addresses for all peripherals.



6 Electrical characteristics

6.1 Parameter conditions

Unless otherwise specified, all voltages are referenced to V_{SS}.

6.1.1 Minimum and maximum values

Unless otherwise specified the minimum and maximum values are guaranteed in the worst conditions of ambient temperature, supply voltage and frequencies by tests in production on 100% of the devices with an ambient temperature at $T_A = 25$ °C and $T_A = T_A max$ (given by the selected temperature range).

Data based on characterization results, design simulation and/or technology characteristics are indicated in the table footnotes and are not tested in production. Based on characterization, the minimum and maximum values refer to sample tests and represent the mean value plus or minus three times the standard deviation (mean $\pm 3\sigma$).

6.1.2 Typical values

Unless otherwise specified, typical data are based on $T_A = 25$ °C, $V_{DD} = 3.6$ V (for the 1.65 V $\leq V_{DD} \leq 3.6$ V voltage range). They are given only as design guidelines and are not tested.

Typical ADC accuracy values are determined by characterization of a batch of samples from a standard diffusion lot over the full temperature range, where 95% of the devices have an error less than or equal to the value indicated (mean $\pm 2\sigma$).

6.1.3 Typical curves


Unless otherwise specified, all typical curves are given only as design guidelines and are not tested.

6.1.4 Loading capacitor

The loading conditions used for pin parameter measurement are shown in *Figure 6*.

6.1.5 Pin input voltage

The input voltage measurement on a pin of the device is described in Figure 7.



50/132



6.1.6 Power supply scheme




Figure 8. Power supply scheme



6.1.7 Optional LCD power supply scheme




Figure 9. Optional LCD power supply scheme

1. Option 1: LCD power supply is provided by a dedicated VLCD supply source, VSEL switch is open.

2. Option 2: LCD power supply is provided by the internal step-up converter, VSEL switch is closed, an external capacitance is needed for correct behavior of this converter.

6.1.8 Current consumption measurement




Figure 10. Current consumption measurement scheme



6.2 Absolute maximum ratings

Stresses above the absolute maximum ratings listed in *Table 21: Voltage characteristics*, *Table 22: Current characteristics*, and *Table 23: Thermal characteristics* may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these conditions is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability. Device mission profile (application conditions) is compliant with JEDEC JESD47 Qualification Standard. Extended mission profiles are available on demand.

Symbol	Definition	Min	Мах	Unit
V _{DD} -V _{SS}	External main supply voltage (including V_{DDA} , V_{DD_USB} , V_{DD}) ⁽¹⁾	-0.3	4.0	
	Input voltage on FT and FTf pins	V _{SS} -0.3	V _{DD} +4.0	
V _{IN} ⁽²⁾	Input voltage on TC pins	V _{SS} -0.3	4.0	V
VIN	Input voltage on BOOT0	V _{SS}	V _{DD} +4.0	
	Input voltage on any other pin	V _{SS} -0.3	4.0	
$ \Delta V_{DD} $	Variations between different V_{DDx} power pins	-	50	
V _{DDA} -V _{DDx}	Variations between any V_{DDx} and V_{DDA} power $\mbox{pins}^{(3)}$	-	300	mV
$ \Delta V_{SS} $	Variations between all different ground pins	-	50	
V _{REF+} –V _{DDA}	Allowed voltage difference for $V_{REF^+} > V_{DDA}$	-	0.4	V
V _{ESD(HBM)}	Electrostatic discharge voltage (human body model)	see Sect	ion 6.3.11	

Table 21	. Voltage	characteristics
----------	-----------	-----------------

 All main power (V_{DD}, V_{DD}, USB, V_{DDA}) and ground (V_{SS}, V_{SSA}) pins must always be connected to the external power supply, in the permitted range.

2. V_{IN} maximum must always be respected. Refer to Table 22 for maximum allowed injected current values.

 It is recommended to power V_{DD} and V_{DDA} from the same source. A maximum difference of 300 mV between V_{DD} and V_{DDA} can be tolerated during power-up and device operation. V_{DD_USB} is independent from V_{DD} and V_{DDA}: its value does not need to respect this rule.



Symbol	Ratings	Max.	Unit
$\Sigma I_{VDD}^{(2)}$	Total current into sum of all V_{DD} power lines (source) ⁽¹⁾	105	
$\Sigma I_{VSS}^{(2)}$	Total current out of sum of all V_{SS} ground lines (sink) ⁽¹⁾	105	
ΣI _{VDD_USB}	Total current into V _{DD_USB} power lines (source)	25	
I _{VDD(PIN)}	Maximum current into each V _{DD} power pin (source) ⁽¹⁾	100	
I _{VSS(PIN)}	Maximum current out of each V_{SS} ground pin $(sink)^{(1)}$	100	
	Output current sunk by any I/O and control pin except FTf pins	16	
Ι _{ΙΟ}	Output current sunk by FTf pins	22	
	Output current sourced by any I/O and control pin	-16	mA
	Total output current sunk by sum of all IOs and control pins except PA11 and PA12 $^{(2)}$	90	
$\Sigma I_{IO(PIN)}$	Total output current sunk by PA11 and PA12	25	
	Total output current sourced by sum of all IOs and control pins ⁽²⁾	-90	
1	Injected current on FT, FTf, RST and B pins	-5/+0 ⁽³⁾	
I _{INJ(PIN)}	Injected current on TC pin	± 5 ⁽⁴⁾	
ΣΙ _{INJ(PIN)}	Total injected current (sum of all I/O and control pins) ⁽⁵⁾	± 25	

Table 22. Current characteristics

 All main power (V_{DD}, V_{DDA}) and ground (V_{SS}, V_{SSA}) pins must always be connected to the external power supply, in the permitted range.

 This current consumption must be correctly distributed over all I/Os and control pins. The total output current must not be sunk/sourced between two consecutive power supply pins referring to high pin count LQFP packages.

 Positive current injection is not possible on these I/Os. A negative injection is induced by V_{IN}<V_{SS}. I_{INJ(PIN)} must never be exceeded. Refer to *Table 21* for maximum allowed input voltage values.

 A positive injection is induced by V_{IN} > V_{DD} while a negative injection is induced by V_{IN} < V_{SS}. I_{INJ(PIN)} must never be exceeded. Refer to *Table 21: Voltage characteristics* for the maximum allowed input voltage values.

 When several inputs are submitted to a current injection, the maximum ΣI_{INJ(PIN)} is the absolute sum of the positive and negative injected currents (instantaneous values).

Symbol	Ratings	Value	Unit
T _{STG}	Storage temperature range	–65 to +150	°C
TJ	Maximum junction temperature	150	°C



6.3 Operating conditions

6.3.1 General operating conditions

Table 24. General operating conditions

Symbol	Parameter	Conditions	Min	Max	Unit				
f _{HCLK}	Internal AHB clock frequency	-	0	32					
f _{PCLK1}	Internal APB1 clock frequency	-	0	32	MHz				
f _{PCLK2}	Internal APB2 clock frequency	-	0	32					
		BOR detector disabled	1.65	3.6					
V_{DD}	Standard operating voltage	BOR detector enabled, at power-on	1.8	32 32 32	V				
		BOR detector disabled, after power-on	1.65	3.6					
V _{DDA}	Analog operating voltage (DAC not used)	Must be the same voltage as $V_{DD}^{(1)}$	1.65	3.6	V				
V _{DDA}	Analog operating voltage (all features)	Must be the same voltage as $V_{DD}^{(1)}$	1.8	3.6	V				
V _{DD US}	Standard operating voltage, USB	USB peripheral used	3.0	32 32 32 32 32 32 32 32 32 3.6 3.7 444 363 81 111 91 85 105 125 105 125	v				
B	domain ⁽²⁾	USB peripheral not used	1.65	3.6	v				
	Input voltage on FT, FTf and RST	2.0 V ≤V _{DD} ≤3.6 V	-0.3	32 32 32 3.6 3.27 444 363 81 111 91 85 105 125 130					
	pins ⁽³⁾	1.65 V ≤V _{DD} ≤2.0 V	-0.3	5.2	v				
V _{IN}	Input voltage on BOOT0 pin	-	0	5.5	5				
	Input voltage on TC pin	-	-0.3	V _{DD} +0.3					
		TFBGA64 package	-	327					
	Power dissipation at $T_A = 85 \degree C$ (range 6) or $T_A = 105 \degree C$ (rage 7) ⁽⁴⁾	LQFP64 package	-	444					
р		LQFP48 package	-	363	mW				
P _D		TFBGA64 package	-	81	IIIVV				
	Power dissipation at $T_A = 125 \text{ °C}$ (range 3) ⁽⁴⁾	LQFP64 package	-	111					
		LQFP48 package	-	91					
		Maximum power dissipation (range 6)	-40	32 32 32 3.6 3.7 444 363 81 111 91 85 105 125 105 125					
TA	Temperature range	Maximum power dissipation (range 7)	-40	105					
		Maximum power dissipation (range 3)	-40	125	°C				
	Junction temperature range (range 6)	-40 °C ≤T _A ≤85 °	-40	105					
TJ	Junction temperature range (range 7)	-40 °C ≤T _A ≤105 °C	-40	125]				
	Junction temperature range (range 3)	-40 °C ≤T _A ≤125 °C	-40	130]				

1. It is recommended to power V_{DD} and V_{DDA} from the same source. A maximum difference of 300 mV between V_{DD} and V_{DDA} can be tolerated during power-up and normal operation.



- 2. $V_{DD\ USB}$ must respect the following conditions:
- When V_{DD} is powered-on (V_{DD} < V_{DD_min}), V_{DD_USB} should be always lower than V_{DD}.
- When V_{DD} is powered-down (V_{DD} < V_{DD_min}), V_{DD_USB} should be always lower than V_{DD}.
- In operating mode, V_{DD_USB} could be lower or higher $V_{DD.}$
- If the USB is not used, V_{DD_USB} must range from V_{DD_min} to V_{DD_max} to be able to use PA11 and PA12 as standard I/Os.
- 3. To sustain a voltage higher than V_{DD} +0.3V, the internal pull-up/pull-down resistors must be disabled.
- If T_A is lower, higher P_D values are allowed as long as T_J does not exceed T_J max (see Table 84: Thermal characteristics on page 123).



6.3.2 Embedded reset and power control block characteristics

The parameters given in the following table are derived from the tests performed under the ambient temperature condition summarized in *Table 24*.

Symbol	Parameter	Conditions	Min	Тур	Мах	Unit				
	V rice time rate	BOR detector enabled	0	-	∞					
t _{VDD} ⁽¹⁾	V _{DD} rise time rate	BOR detector disabled	0	-						
'VDD`´) (fall time rate	BOR detector enabled	20	-	~	μs/V				
	V _{DD} fall time rate	BOR detector disabled	0	-	1000	1				
T (1)	V _{DD} rising, BOR enabled		-	2	3.3					
T _{RSTTEMPO} ⁽¹⁾	Reset temporization	V _{DD} rising, BOR disabled ⁽²⁾	0.4	0.7	1.6	ms				
M	Power-on/power down reset	Falling edge	1	1.5	1.65					
V _{POR/PDR}	threshold	Rising edge	1.3	1.5	1.65					
V	Drown out react threahold O	Falling edge	1.67	1.7	1.74					
V _{BOR0}	Brown-out reset threshold 0	Rising edge	1.69	1.76	1.8					
		Falling edge	1.87	1.93	1.97					
V _{BOR1}	Brown-out reset threshold 1	Rising edge	1.96	2.03	2.07					
		Falling edge	2.22	2.30	∞ 1000 ∞ 1000 3.3 1.6 1.65 1.65 1.74 1.8 1.97 2.07 2.35 2.44 2.6 2.7 2.85 1.88 1.99 2.09 2.18 2.28 2.28 2.28 2.38 2.28 2.38 2.28					
V_{BOR2}	Brown-out reset threshold 2	Rising edge	2.31	2.41	2.44					
	Drawn out recet three held 2	Falling edge	2.45	2.55	∞ 1000 ∞ 1000 3.3 1.6 1.65 1.65 1.65 1.74 1.8 1.97 2.07 2.35 2.44 2.6 1.88 1.99 2.95 1.88 1.99 2.09 2.18 2.28 2.38 2.48 2.58 2.69 2.79 2.88					
V _{BOR3}	Brown-out reset threshold 3	Rising edge	2.54	2.66						
M	Brown-out reset threshold 4	Falling edge	2.68	2.8	2.85	V				
V _{BOR4}		Rising edge	2.78	2.9	2.95					
	Programmable voltage detector	Falling edge	1.8	1.85	1.88	v				
V _{PVD0}	threshold 0	Rising edge	1.88	1.94	1.99					
	D) /D three heads (Falling edge	1.98	2.04	2.09					
V _{PVD1}	PVD threshold 1	Rising edge	2.08	2.14	2.18					
M	DVD throohold 2	Falling edge	2.20	2.24	 ∞ 1000 ∞ 1000 3.3 1.6 1.65 1.65 1.74 1.8 1.97 2.07 2.35 2.44 2.6 2.95 1.88 1.99 2.18 2.09 2.18 2.38 2.48 2.58 2.69 2.79 2.85 2.69 2.71 2.85 2.95 3.84 2.95 2.95 2.85 2.95 2.86 2.88 	1				
V _{PVD2}	PVD threshold 2	Rising edge	2.28	2.34	2.38					
		Falling edge	2.39	2.44	2.48					
V _{PVD3}	PVD threshold 3	Rising edge	2.47	2.54	2.58	1				
	D) (D three heads 1	Falling edge	2.57	2.64	2.69	1				
V _{PVD4}	PVD threshold 4	Rising edge	2.68	2.74	2.79					
		Falling edge	2.77	2.83	2.88	1				
V _{PVD5}	PVD threshold 5	Rising edge	2.87	2.94	1	1				



Symbol	Parameter	Conditions	Min	Тур	Max	Unit			
V	PVD threshold 6	Falling edge	2.97	3.05	3.09) V			
V _{PVD6}		Rising edge	3.08	3.15	3.20	v			
		BOR0 threshold	-	40	-				
V _{hyst}	Hysteresis voltage	All BOR and PVD thresholds excepting BOR0	-	100	3.09 3.20	mV			

Table 25, Embedded reset and	power control block characteristics ((continued)
	power control block characteristics	continucuj

1. Guaranteed by characterization results.

2. Valid for device version without BOR at power up. Please see option "D" in Ordering information scheme for more details.

6.3.3 Embedded internal reference voltage

The parameters given in *Table 27* are based on characterization results, unless otherwise specified.

Calibration value name	Description	Memory address
VREFINT_CAL	Raw data acquired at temperature of 25 °C V _{DDA} = 3 V	0x1FF8 0078 - 0x1FF8 0079

Table 26. Embedded internal reference voltage calibration values

Symbol	Parameter	Conditions	Min	Тур	Max	Unit		
V _{REFINT out} ⁽²⁾	Internal reference voltage	– 40 °C < T _J < +125 °C	1.202	1.224	1.242	V		
T _{VREFINT}	Internal reference startup time	-	-	2	3	ms		
V _{VREF_MEAS}	V _{DDA} and V _{REF+} voltage during V _{REFINT} factory measure	-	2.99	3	3.01	V		
Accuracy of factory-measured draw alue ⁽³⁾		Including uncertainties due to ADC and V _{DDA} /V _{REF+} values	-	-	±5	mV		
T _{Coeff} ⁽⁴⁾	Temperature coefficient	–40 °C < T _J < +125 °C	-	25	100	ppm/°C		
A _{Coeff} ⁽⁴⁾	Long-term stability	1000 hours, T= 25 °C	-	-	1000	ppm		
V _{DDCoeff} ⁽⁴⁾	Voltage coefficient	3.0 V < V _{DDA} < 3.6 V	-	-	2000	ppm/V		
T _{S_vrefint} ⁽⁴⁾⁽⁵⁾	ADC sampling time when reading the internal reference voltage	-	5	10	-	μs		
T _{ADC_BUF} ⁽⁴⁾	Startup time of reference voltage buffer for ADC	-	-	-	10	μs		
I _{BUF_ADC} ⁽⁴⁾ Consumption of reference voltage buffer for ADC		-	-	13.5	25	μA		
I _{VREF_OUT} ⁽⁴⁾	VREF_OUT output current ⁽⁶⁾	-	-	-	1	μA		
C _{VREF_OUT} ⁽⁴⁾	VREF_OUT output load	-	-	-	50	pF		

Table 27. Embedded internal reference voltage⁽¹⁾

58/132



Symbol Parameter		Conditions	Min	Тур	Max	Unit
I _{LPBUF} ⁽⁴⁾	I _{LPBUF} ⁽⁴⁾ Consumption of reference voltage buffer for VREF_OUT and COMP		-	730	1200	nA
V _{REFINT_DIV1} ⁽⁴⁾	1/4 reference voltage	-	24	25	26	
V _{REFINT_DIV2} ⁽⁴⁾	1/2 reference voltage	-	49	50	51	% V _{REFINT}
V _{REFINT_DIV3} ⁽⁴⁾	3/4 reference voltage	-	74	75	76	INCLUMENT.

 Table 27. Embedded internal reference voltage⁽¹⁾ (continued)

 Refer to Table 39: Peripheral current consumption in Stop and Standby mode for the value of the internal reference current consumption (I_{REFINT}).

2. Guaranteed by test in production.

3. The internal V_{REF} value is individually measured in production and stored in dedicated EEPROM bytes.

4. Guaranteed by design.

5. Shortest sampling time can be determined in the application by multiple iterations.

6. To guarantee less than 1% VREF_OUT deviation.

6.3.4 Supply current characteristics

The current consumption is a function of several parameters and factors such as the operating voltage, temperature, I/O pin loading, device software configuration, operating frequencies, I/O pin switching rate, program location in memory and executed binary code. The current consumption is measured as described in *Figure 10: Current consumption measurement scheme*.

All Run-mode current consumption measurements given in this section are performed with a reduced code that gives a consumption equivalent to Dhrystone 2.1 code if not specified otherwise.

The current consumption values are derived from the tests performed under ambient temperature and V_{DD} supply voltage conditions summarized in *Table 24: General operating conditions* unless otherwise specified.

The MCU is placed under the following conditions:

- All I/O pins are configured in analog input mode
- All peripherals are disabled except when explicitly mentioned
- The Flash memory access time and prefetch is adjusted depending on fHCLK frequency and voltage range to provide the best CPU performance unless otherwise specified.
- When the peripherals are enabled $f_{APB1} = f_{APB2} = f_{APB}$
- When PLL is ON, the PLL inputs are equal to HSI = 16 MHz (if internal clock is used) or HSE = 16 MHz (if HSE bypass mode is used)
- The HSE user clock applied to OSCI_IN input follows the characteristic specified in Table 41: High-speed external user clock characteristics
- For maximum current consumption $V_{DD} = V_{DDA} = 3.6$ V is applied to all supply pins
- For typical current consumption $V_{DD} = V_{DDA} = 3.0$ V is applied to all supply pins if not specified otherwise

The parameters given in *Table 49*, *Table 24* and *Table 25* are derived from tests performed under ambient temperature and V_{DD} supply voltage conditions summarized in *Table 24*.



Symbol	Parameter	Conditions		f _{HCLK}	Тур	Max ⁽¹⁾	Unit
Supply I _{DD} current in				1 MHz	165	230	
		Range 3, V _{CORE} =1.2 V VOS[1:0]=11	2 MHz	290	360	μA	
			4 MHz	555	630		
	f _{HSE} = f _{HCLK} up to		4 MHz	0.665	0.74		
	16 MHz included, f _{HSE} = f _{HCLK} /2 above	Range 2, V _{CORE} =1.5 V, VOS[1:0]=10,	8 MHz	1.3	1.4		
	16 MHz (PLL ON) ⁽²⁾		16 MHz	2.6	2.8		
			Range 1, V _{CORE} =1.8 V, VOS[1:0]=01	8 MHz	1.55	1.7	mA
(Run from	Run mode, code			16 MHz	3.1	3.4	
Flash)	executed			32 MHz	6.3	6.8	
	from Flash			65 kHz	36.5	110	
		MSI clock	Range 3, V _{CORE} =1.2 V, VOS[1:0]=11	524 kHz	99.5	190	μA
				4.2 MHz	620	700	
		HSI clock	Range 2, V _{CORE} =1.5 V, VOS[1:0]=10,	16 MHz	2.6	2.9	m (
			Range 1, V _{CORE} =1.8 V, VOS[1:0]=01	32 MHz	6.25	7	mA

Table 28. Current consumption in Run mode, code with data processing running from Flash

1. Guaranteed by characterization results at 125 °C, unless otherwise specified.


2. Oscillator bypassed (HSEBYP = 1 in RCC_CR register).

code with data processing running from Flash								
Symbol	Parameter		Conditions			Тур	Unit	
				Dhrystone		555		
Supply I _{DD} current in (Run Run mode,			CoreMark		585	1		
		Range 3, V _{CORE} =1.2 V,	Fibonacci	4 MHz	440	μA		
	f _{HSE} = f _{HCLK} up to 16 MHz included,	VOS[1:0]=11	while(1)	-	355			
			while(1), prefetch OFF		353			
from Flash)	code executed	f _{HSE} = f _{HCLK} /2 above 16 MHz (PLL ON) ⁽¹⁾		Dhrystone	-	6.3		
Fiasii)	from Flash			CoreMark		6.3		
		Range 1, V _{CORE} =1.8 V,	Fibonacci	32 MHz	6.55	mA		
		VOS[1:0]=01	while(1)	-	5.4			
			while(1), prefetch OFF		5.2			

Table 29. Current consumption in Run mode vs code type,code with data processing running from Flash

1. Oscillator bypassed (HSEBYP = 1 in RCC_CR register).









Figure 12. I_{DD} vs V_{DD}, at T_A= 25/55/85/105 °C, Run mode, code running from Flash memory, Range 2, HSI16, 1WS





Symbol	Parameter	Conc	litions	f _{HCLK}	Тур	Max ⁽¹⁾	Unit
		Range 3,	1 MHz	135	170		
			V _{CORE} =1.2 V,	2 MHz	240	270	μA
		VOS[1:0]=11	4 MHz	450	480		
		$f_{HSE} = f_{HCLK}$ up to 16	Range 2,	4 MHz	0.52	0.6	
		MHz included, f _{HSE} = f _{HCLK} /2 above	V _{CORE} =1.5 ,V,	8 MHz	1	1.2	
Supply current in I _{DD} (Run Run mode, code	16 MHz (PLL ON) ⁽²⁾	VOS[1:0]=10	16 MHz	2	2.3	mA	
	Supply ourrent in		Range 1, V _{CORE} =1.8 V, VOS[1:0]=01	8 MHz	1.25	1.4	
				16 MHz	2.45	2.8	
from RAM)	executed from RAM, Flash			32 MHz	5.1	5.4	
	switched off	MSI clock	Range 3, V _{CORE} =1.2 V, VOS[1:0]=11	65 kHz	34.5	75	
				524 kHz	83	120	μA
				4.2 MHz	485	540	
		HSI16 clock source	Range 2, V _{CORE} =1.5 V, VOS[1:0]=10	16 MHz	2.1	2.3	
	(16 MHz)	Range 1, V _{CORE} =1.8 V, VOS[1:0]=01	32 MHz	5.1	5.6	mA	

Table 30.	Current consumpti	on in Run mode,	code with data	processing runnin	g from RAM

1. Guaranteed by characterization results at 125 $^\circ\text{C},$ unless otherwise specified.

2. Oscillator bypassed (HSEBYP = 1 in RCC_CR register).

Table 31. Current consumption in Run mode vs code type,	
code with data processing running from RAM ⁽¹⁾	

Symbol	Parameter		Conditions				Unit
				Dhrystone		450	
Supply current in I _{DD} (Run Run mode, code		Range 3,	CoreMark	4 МП-	575		
	6 6 A	V _{CORE} =1.2 V, VOS[1:0]=11	Fibonacci	4 MHz	370	μA	
	,	f _{HSE} = f _{HCLK} up to 16 MHz included, f _{HSE} = f _{HCLK} /2 above 16 MHz (PLL ON) ⁽²⁾		while(1)		340	
from RAM)	executed from RAM, Flash			Dhrystone		5.1	
	switched off		Range 1,	CoreMark	22 MU-	6.25	
		V _{CORE} =1.8 V, VOS[1:0]=01	Fibonacci	32 MHz	4.4	mA	
				while(1)		4.7	

1. Guaranteed by characterization results, unless otherwise specified.

2. Oscillator bypassed (HSEBYP = 1 in RCC_CR register).



Symbol	Parameter	Cond	itions	f _{HCLK}	Тур	Max ⁽¹⁾	Unit
			Range 3,	1 MHz	43.5	90	
			V _{CORE} =1.2 V,	2 MHz	72	120	
			VOS[1:0]=11	4 MHz	130	180	
		f _{HSE} = f _{HCLK} up to	Range 2,	4 MHz	160	210	
		16 MHz included, f _{HSE} = f _{HCLK} /2 above	V _{CORE} =1.5 V,	8 MHz	305	370	
		$16 \text{ MHz} (\text{PLL ON})^{(2)}$	VOS[1:0]=10	16 MHz	590	710	
			Range 1,	8 MHz	370	430	
	Supply current		V _{CORE} =1.8 V,	16 MHz	715	860	
	in Sleep mode, Flash		VOS[1:0]=01	32 MHz	1650	1900	
	OFF		Range 3,	65 kHz	18	65	
		MSI clock	V _{CORE} =1.2 V,	524 kHz	31.5	75	
			VOS[1:0]=11	4.2 MHz	140	210	
		HSI16 clock source (16 MHz)	Range 2, V _{CORE} =1.5 V, VOS[1:0]=10	16 MHz	665	830	
			Range 1, V _{CORE} =1.8 V, VOS[1:0]=01	32 MHz	1750	2100	
I _{DD} (Sleep)		f _{HSE} = f _{HCLK} up to 16 MHz included, f _{HSE} = f _{HCLK} /2 above	Range 3, V _{CORE} =1.2 V, VOS[1:0]=11	1 MHz	57.5	130	- μΑ
				2 MHz	84	170	
				4 MHz	150	280	
			Range 2, _{CORE} =1.5 V, VOS[1:0]=10	4 MHz	170	310	
				8 MHz	315	420	
		$16 \text{ MHz} (\text{PLL ON})^{(2)}$		16 MHz	605	770	
			Range 1,	8 MHz	380	460	
	Supply current		V _{CORE} =1.8 V,	16 MHz	730	950	
	in Sleep mode, Flash		VOS[1:0]=01	32 MHz	1650	2400	
	ON		Range 3,	65 kHz	29.5	110	
		MSI clock	V _{CORE} =1.2 V,	524 kHz	44.5	130	
			VOS[1:0]=11	4.2 MHz	150	270	
		HSI16 clock source	Range 2, V _{CORE} =1.5 V, VOS[1:0]=10	16 MHz	680	950	
		(16 MHz)	Range 1, V _{CORE} =1.8 V, VOS[1:0]=01	32 MHz	1750	2100	

1. Guaranteed by characterization results at 125 °C, unless otherwise specified.



2. Oscillator bypassed (HSEBYP = 1 in RCC_CR register).


Symbol	Parameter		Conditions	-	Тур	Max ⁽¹⁾	Unit
				$T_A = -40$ to 25°C	8.5	10	
			MSI clock = 65 kHz,	T _A = 85 °C	11.5	48	
			f _{HCLK} = 32 kHz	T _A = 105 °C	15.5	53	
				T _A = 125 °C	27.5	130	l
		All peripherals		T_A =-40 °C to 25 °C	10	15	l
		OFF, code executed from	MSI clock= 65 kHz,	T _A = 85 °C	15.5	50	l
		RAM, Flash	f _{HCLK} = 65 kHz	T _A = 105 °C	19.5	54	l
		switched off, V _{DD} from 1.65		T _A = 125 °C	31.5	130	l
		to 3.6 V		$T_A = -40$ to 25°C	20	25	l
	Supply current in Low-power run mode		MSI clock= 131 kHz, f _{HCLK} = 131 kHz	T _A = 55 °C	23	50	- μΑ
				T _A = 85 °C	25.5	55	
				T _A = 105 °C	29.5	64	
I _{DD}				T _A = 125 °C	40	140	
(LP Run)		All peripherals	MSI clock= 65 kHz, f _{HCLK} = 32 kHz	$T_A = -40$ to 25°C	22	28	
				T _A = 85 °C	26	68	
				T _A = 105 °C	31	75	l
				T _A = 125 °C	44	95	1
				$T_A = -40$ to 25°C	27.5	33	-
		OFF, code	MSI clock = 65 kHz,	T _A = 85 °C	31.5	73	
		executed from Flash, V _{DD}	f _{HCLK} = 65 kHz	T _A = 105 °C	36.5	80	
		from 1.65 V to		T _A = 125 °C	49	100	l
		3.6 V		$T_A = -40 \text{ to } 25^{\circ}\text{C}$	39	46	1
			MSI clock =	T _A = 55 °C	41	80	
			131 kHz,	T _A = 85 °C	44	86	
			f _{HCLK} = 131 kHz	T _A = 105 °C	49.5	100	
				T _A = 125 °C	60	120	l

Table 33. Current consumption in Low-power run mode

1. Guaranteed by characterization results at 125 °C, unless otherwise specified.







Symbol	Parameter		Conditions				
			MSI clock = 65 kHz, f _{HCLK} = 32 kHz, Flash OFF	T _A = - 40 to 25°C	4.7 ⁽²⁾	-	
				$T_{A} = -40$ to 25°C	17	23	
			MSI clock = 65 kHz,	T _A = 85 °C	19.5	63	- μΑ
				T _A = 105 °C	23	69	
	Supply current in Low-power sleep mode	All peripherals OFF, V _{DD} from 1.65 to 3.6 V		T _A = 125 °C	32.5	90	
			MSI clock =65 kHz, f _{HCLK} = 65 kHz, Flash ON	$T_A = -40 \text{ to } 25^{\circ}\text{C}$	17	23	
I _{DD} (LP Sleep)				T _A = 85 °C	20	63	
				T _A = 105 °C	23.5	69	
				T _A = 125 °C	32.5	90	
				$T_A = -40$ to 25°C	19.5	36	
			MSI clock = 131 kHz,	T _A = 55 °C	20.5	64	
			f _{HCLK} = 131 kHz,	T _A = 85 °C	22.5	66	
			Flash ON	T _A = 105 °C	26	72	
				T _A = 125 °C	35	95	

Table 34. Current	consumption	in Low-nowo	r sloon mode
Table 54. Current	. consumption	I III LOw-power	sleep mode

1. Guaranteed by characterization results at 125 °C, unless otherwise specified.

2. As the CPU is in Sleep mode, the difference between the current consumption with Flash ON and OFF (nearly 12 μ A) is the same whatever the clock frequency.



Symbol	Parameter	Conditions	Тур	Max ⁽¹⁾	Unit		
		T _A = − 40 to 25°C	0.41	1			
	Supply current in Stop mode	T _A = 55°C	0.63	2.1			
I _{DD} (Stop)		T _A = 85°C	1.7	4.5	μA		
		T _A = 105°C	4	9.6			
		T _A = 125°C	11	24 ⁽²⁾			

Table 35. Typical and maximum current consumptions in Stop mode

1. Guaranteed by characterization results at 125 °C, unless otherwise specified.

2. Guaranteed by test in production.

Figure 14. I_{DD} vs V_{DD} , at T_A = 25/55/ 85/105/125 °C, Stop mode with RTC enabled and running on LSE Low drive





Figure 15. I_{DD} vs V_{DD} , at T_A = 25/55/85/105/125 °C, Stop mode with RTC disabled, all clocks OFF





Symbol	Parameter	Conditi	Тур	Max ⁽¹⁾	Unit	
		Independent watchdog and LSI enabled	T _A = − 40 to 25°C	1.3	1.7	
			T _A = 55 °C	-	2.9	
			T _A = 85 °C	-	3.3	- μA
	Supply current in Standby mode		T _A = 105 °C	-	4.1	
I _{DD}			T _A = 125 °C	-	8.5	
(Standby)		Independent watchdog and LSI OFF	$T_{A} = -40 \text{ to } 25^{\circ}\text{C}$	0.29	0.6	
			T _A = 55 °C	0.32	0.9	
			T _A = 85 °C	0.5	2.3	
			T _A = 105 °C	0.94	3	
			T _A = 125 °C	2.6	7	1

Table 36. Typical and maximum current consumptions in Standby mode

1. Guaranteed by characterization results at 125 °C, unless otherwise specified

Symbol	parameter	System frequency	Current consumption during wakeup	Unit
		HSI	1	
	Supply current during Wakeup from Stop mode	HSI/4	0,7	
I _{DD} (Wakeup from Stop)		MSI clock = 4,2 MHz	0,7	
		MSI clock = 1,05 MHz	0,4	
		MSI clock = 65 KHz	0,1	mA
I _{DD} (Reset)	Reset pin pulled down	-	0,21	110 (
I _{DD} (Power-up)	BOR ON	-	0,23	
I _{DD} (Wakeup from StandBy)	With Fast wakeup set	MSI clock = 2,1 MHz	0,5	
	With Fast wakeup disabled	MSI clock = 2,1 MHz	0,12	



•

On-chip peripheral current consumption

The current consumption of the on-chip peripherals is given in the following tables. The MCU is placed under the following conditions:

- all I/O pins are in input mode with a static value at V_{DD} or V_{SS} (no load)
- all peripherals are disabled unless otherwise mentioned
 - the given value is calculated by measuring the current consumption
 - with all peripherals clocked OFF
 - with only one peripheral clocked on

Table 38. Peripheral current consumption in Run or Sleep mode⁽¹⁾

		Typical consumption, V_{DD} = 3.0 V, T _A = 25 °C				
Per	ipheral	Range 1, V _{CORE} =1.8 V VOS[1:0] = 01	Range 2, V _{CORE} =1.5 V VOS[1:0] = 10	Range 3, V _{CORE} =1.2 V VOS[1:0] = 11	Low-power sleep and run	Unit
	CRS	2.5	2	2	2	
	DAC1	4	3.5	3	2.5	
	I2C1	11	9.5	7.5	9	
	I2C2	4	3.5	3	2.5	
	LCD1	4	3.5	3	2.5	
	LPTIM1	10	8.5	6.5	8	
APB1	LPUART1	8	6.5	5.5	6	µA/MHz (f _{HCLK})
	SPI2	9	4.5	3.5	4	(TIGER)
	USB	8.5	4.5	4	4.5	
	USART2	14.5	12	9.5	11	
	TIM2	10.5	8.5	7	9	
	TIM6	3.5	3	2.5	2	
	WWDG	3	2	2	2	
	ADC1 ⁽²⁾	5.5	5	3.5	4	
	SPI1	4	3	3	2.5	
	USART1	14.5	11.5	9.5	12	
APB2	TIM21	7.5	6	5	5.5	µA/MHz
APBZ	TIM22	7	6	5	6	(f _{HCLK})
	FIREWALL	1.5	1	1	0.5	
	DBGMCU	1.5	1	1	0.5	
	SYSCFG	2.5	2	2	1.5	



		Typical consumption, V_{DD} = 3.0 V, T _A = 25 °C				
Peripheral		Range 1, V _{CORE} =1.8 V VOS[1:0] = 01	Range 2, V _{CORE} =1.5 V VOS[1:0] = 10	Range 3, V _{CORE} =1.2 V VOS[1:0] = 11	Low-power sleep and run	Unit
	GPIOA	3.5	3	2.5	2.5	
Cortex-	GPIOB	3.5	2.5	2	2.5	
M0+ core	GPIOC	8.5	6.5	5.5	7	µA/MHz (f _{HCLK})
I/O port	GPIOD	1	0.5	0.5	0.5	
	GPIOH	1.5	1	1	0.5	
	CRC	1.5	1	1	1	-
	FLASH	0 ⁽³⁾	0 ⁽³⁾	0 ⁽³⁾	0 ⁽³⁾	
AHB	DMA1	10	8	6.5	8.5	µA/MHz (f _{HCLK})
	RNG	5.5	1	0.5	0.5	('HCLK/
	TSC	3	2.5	2	3	
All e	enabled	283	225	222.5	212.5	µA/MHz (f _{HCLK})
F	WR	2.5	2	2	1	µA/MHz (f _{HCLK})

 Table 38. Peripheral current consumption in Run or Sleep mode⁽¹⁾ (continued)

 Data based on differential I_{DD} measurement between all peripherals OFF an one peripheral with clock enabled, in the following conditions: f_{HCLK} = 32 MHz (range 1), f_{HCLK} = 16 MHz (range 2), f_{HCLK} = 4 MHz (range 3), f_{HCLK} = 64kHz (Low-power run/sleep), f_{APB1} = f_{HCLK}, f_{APB2} = f_{HCLK}, default prescaler value for each peripheral. The CPU is in Sleep mode in both cases. No I/O pins toggling. Not tested in production.

2. HSI oscillator is OFF for this measure.

3. Current consumption is negligible and close to 0 μ A.



Ok.a.l	Derinkerel	Typical consum	ption, T _A = 25 °C	11	
Symbol	Peripheral —	V _{DD} =1.8 V	V _{DD} =3.0 V	– Unit	
I _{DD(PVD / BOR)}	-	0.7	1.2		
I _{REFINT}	-	-	1.4		
-	LSE Low drive ⁽²⁾	0,1	0,1		
-	LPTIM1, Input 100 Hz	0,01	0,01	μA	
-	LPTIM1, Input 1 MHz	6	6		
-	LPUART1	0,2	0,2		
-	RTC	0,3	0,48		
-	LCD1 (static duty)	0,15	0,15		
-	LCD1 (1/8 duty)	1,6	2,6	- μΑ	

Table 39, Peri	pheral current consun	notion in Stor	and Standb	v mode ⁽¹⁾
	phonal carrent consum			ymouc

1. LPTIM peripheral cannot operate in Standby mode.

2. LSE Low drive consumption is the difference between an external clock on OSC32_IN and a quartz between OSC32_IN and OSC32_OUT.-

6.3.5 Wakeup time from low-power mode

The wakeup times given in the following table are measured with the MSI or HSI16 RC oscillator. The clock source used to wake up the device depends on the current operating mode:

- Sleep mode: the clock source is the clock that was set before entering Sleep mode
- Stop mode: the clock source is either the MSI oscillator in the range configured before entering Stop mode, the HSI16 or HSI16/4.
- Standby mode: the clock source is the MSI oscillator running at 2.1 MHz

All timings are derived from tests performed under ambient temperature and V_{DD} supply voltage conditions summarized in *Table 24*.



Symbol	Parameter Conditions		Тур	Мах	Unit	
t _{WUSLEEP}	Wakeup from Sleep mode	f _{HCLK} = 32 MHz	7	8		
twusleep_lp	Wakeup from Low-power sleep mode, f _{HCLK} = 262 kHz	f _{HCLK} = 262 kHz Flash memory enabled	7	8	Number of clock	
		f _{HCLK} = 262 kHz Flash memory switched OFF	9	10	0 cycles	
	Wakeup from Stop mode, regulator in Run mode	f _{HCLK} = f _{MSI} = 4.2 MHz	5.0	8		
		f _{HCLK} = f _{HSI} = 16 MHz	4.9	7		
		f _{HCLK} = f _{HSI} /4 = 4 MHz	8.0	11		
	Wakeup from Stop mode, regulator in low- power mode	f _{HCLK} = f _{MSI} = 4.2 MHz Voltage range 1	5.0	8		
		f _{HCLK} = f _{MSI} = 4.2 MHz Voltage range 2	5.0	8	μs	
		f _{HCLK} = f _{MSI} = 4.2 MHz Voltage range 3	5.0	8		
		f _{HCLK} = f _{MSI} = 2.1 MHz	7.3	13		
t _{WUSTOP}		f _{HCLK} = f _{MSI} = 1.05 MHz	13	23		
		f _{HCLK} = f _{MSI} = 524 kHz	28	38		
		f _{HCLK} = f _{MSI} = 262 kHz	51	65		
		f _{HCLK} = f _{MSI} = 131 kHz	100	120		
		f _{HCLK} = MSI = 65 kHz	190	260		
		f _{HCLK} = f _{HSI} = 16 MHz	4.9	7		
		f _{HCLK} = f _{HSI} /4 = 4 MHz	8.0	11		
	Wakeup from Stop mode, regulator in low- power mode, code running from RAM	f _{HCLK} = f _{HSI} = 16 MHz	4.9	7		
		$f_{HCLK} = f_{HSI}/4 = 4 \text{ MHz}$	7.9	10		
		f _{HCLK} = f _{MSI} = 4.2 MHz	4.7	8		
tuniorpoir	Wakeup from Standby mode, FWU bit = 1	f _{HCLK} = MSI = 2.1 MHz	65	130	60 µs	
twustdby	Wakeup from Standby mode, FWU bit = 0	f _{HCLK} = MSI = 2.1 MHz	2.2	3	ms	

Table 40	. Low-power	mode	wakeup	timings
----------	-------------	------	--------	---------



6.3.6 External clock source characteristics


High-speed external user clock generated from an external source


In bypass mode the HSE oscillator is switched off and the input pin is a standard GPIO. The external clock signal has to respect the I/O characteristics in *Section 6.3.12*. However, the recommended clock input waveform is shown in *Figure 16*.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{HSE_ext}	User external clock source frequency	CSS is ON or PLL is used	1	8	32	MHz
		CSS is OFF, PLL not used	0	8	32	MHz
V _{HSEH}	OSC_IN input pin high level voltage		0.7V _{DD}	-	V _{DD}	V
V _{HSEL}	OSC_IN input pin low level voltage		V_{SS}	-	$0.3V_{\text{DD}}$	v
t _{w(HSE)} t _{w(HSE)}	OSC_IN high or low time	_	12	-	-	ns
t _{r(HSE)} t _{f(HSE)}	OSC_IN rise or fall time		-	-	20	115
C _{in(HSE)}	OSC_IN input capacitance		-	2.6	-	pF
DuCy _(HSE)	Duty cycle		45	-	55	%
١L	OSC_IN Input leakage current	$V_{SS} \leq V_{IN} \leq V_{DD}$	-	-	±1	μA

Table 41. High-speed external user clock characteristics⁽¹⁾

1. Guaranteed by design.








Low-speed external user clock generated from an external source


The characteristics given in the following table result from tests performed using a lowspeed external clock source, and under ambient temperature and supply voltage conditions summarized in *Table 24*.

Symbol	Parameter	Conditions	Min	Тур	Мах	Unit		
f _{LSE_ext}	User external clock source frequency		1	32.768	1000	kHz		
V _{LSEH}	OSC32_IN input pin high level voltage		0.7V _{DD}	-	V _{DD}	v		
V _{LSEL}	OSC32_IN input pin low level voltage	-	V _{SS}	-	0.3V _{DD}	v		
t _{w(LSE)} t _{w(LSE)}	OSC32_IN high or low time		465	-	-	ns		
t _{r(LSE)} t _{f(LSE)}	OSC32_IN rise or fall time		-	-	10	115		
C _{IN(LSE)}	OSC32_IN input capacitance	-	-	0.6	-	pF		
DuCy _(LSE)	Duty cycle	-	45	-	55	%		
١L	OSC32_IN Input leakage current	$V_{SS} \leq V_{IN} \leq V_{DD}$	-	-	±1	μA		

Table 42. Low-speed external user clock characteristics⁽¹⁾

1. Guaranteed by design, not tested in production







High-speed external clock generated from a crystal/ceramic resonator

The high-speed external (HSE) clock can be supplied with a 1 to 25 MHz crystal/ceramic resonator oscillator. All the information given in this paragraph are based on characterization results obtained with typical external components specified in *Table 43*. In the application, the resonator and the load capacitors have to be placed as close as possible to the oscillator pins in order to minimize output distortion and startup stabilization time. Refer to the crystal resonator manufacturer for more details on the resonator characteristics (frequency, package, accuracy).

Symbol	Parameter	Conditions	Min	Тур	Мах	Unit		
f _{OSC_IN}	Oscillator frequency	-	1		25	MHz		
R _F	Feedback resistor	-	-	200	-	kΩ		
G _m	Maximum critical crystal transconductance	Startup	-	-	700	μΑ /V		
t _{SU(HSE)}	Startup time	V_{DD} is stabilized	_	2	-	ms		


Table 43. HSE oscillator characteristics⁽¹⁾

1. Guaranteed by design.

 Guaranteed by characterization results. t_{SU(HSE)} is the startup time measured from the moment it is enabled (by software) to a stabilized 8 MHz oscillation is reached. This value is measured for a standard crystal resonator and it can vary significantly with the crystal manufacturer.

For C_{L1} and C_{L2}, it is recommended to use high-quality external ceramic capacitors in the 5 pF to 25 pF range (typ.), designed for high-frequency applications, and selected to match the requirements of the crystal or resonator (see *Figure 18*). C_{L1} and C_{L2} are usually the same size. The crystal manufacturer typically specifies a load capacitance which is the series combination of C_{L1} and C_{L2}. PCB and MCU pin capacitance must be included (10 pF can be used as a rough estimate of the combined pin and board capacitance) when sizing C_{L1} and C_{L2}. Refer to the application note AN2867 "Oscillator design guide for ST microcontrollers" available from the ST website *www.st.com*.

Figure 18. HSE oscillator circuit diagram



DocID025844 Rev 8



Low-speed external clock generated from a crystal/ceramic resonator

The low-speed external (LSE) clock can be supplied with a 32.768 kHz crystal/ceramic resonator oscillator. All the information given in this paragraph are based on characterization results obtained with typical external components specified in *Table 44*. In the application, the resonator and the load capacitors have to be placed as close as possible to the oscillator pins in order to minimize output distortion and startup stabilization time. Refer to the crystal resonator manufacturer for more details on the resonator characteristics (frequency, package, accuracy).

Symbol	Parameter	Conditions ⁽²⁾	Min ⁽²⁾	Тур	Max	Unit	
f _{LSE}	LSE oscillator frequency		-	32.768	-	kHz	
G _m		LSEDRV[1:0]=00 lower driving capability	-	-	0.5		
	Maximum critical crystal transconductance	LSEDRV[1:0]= 01 Maximum critical crystal medium low driving capability		-	-	0.75	
		LSEDRV[1:0] = 10 medium high driving capability	-	-	1.7	μΑ/V	
		LSEDRV[1:0]=11 higher driving capability	-	-	2.7	-	
$t_{\rm SU(LSE)}^{(3)}$	Startup time	V _{DD} is stabilized	-	2	-	s	

Table 44. LSE oscillator characteristics ⁽¹⁾

1. Guaranteed by design.

 Refer to the note and caution paragraphs below the table, and to the application note AN2867 "Oscillator design guide for ST microcontrollers".

3. Guaranteed by characterization results. t_{SU(LSE)} is the startup time measured from the moment it is enabled (by software) to a stabilized 32.768 kHz oscillation is reached. This value is measured for a standard crystal resonator and it can vary significantly with the crystal manufacturer. To increase speed, address a lower-drive quartz with a high- driver mode.

Note: For information on selecting the crystal, refer to the application note AN2867 "Oscillator design guide for ST microcontrollers" available from the ST website <u>www.st.com</u>.




Figure 19. Typical application with a 32.768 kHz crystal

Note:

An external resistor is not required between OSC32_IN and OSC32_OUT and it is forbidden to add one.



6.3.7 Internal clock source characteristics

The parameters given in *Table 45* are derived from tests performed under ambient temperature and V_{DD} supply voltage conditions summarized in *Table 24*.

High-speed internal 16 MHz (HSI16) RC oscillator

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{HSI16}	Frequency	V _{DD} = 3.0 V	-	16	-	MHz
TRIM ⁽¹⁾⁽²⁾	HSI16 user-	Trimming code is not a multiple of 16	-	± 0.4	0.7	%
TRIM	trimmed resolution	Trimming code is a multiple of 16	-	-	±1.5	%
400		V _{DDA} = 3.0 V, T _A = 25 °C	-1 ⁽³⁾	-	1 ⁽³⁾	%
	Accuracy of the factory-calibrated HSI16 oscillator	V _{DDA} = 3.0 V, T _A = 0 to 55 °C	-1.5	-	1.5	%
		V _{DDA} = 3.0 V, T _A = -10 to 70 °C	-2	-	2	%
ACC _{HSI16}		V _{DDA} = 3.0 V, T _A = -10 to 85 °C	-2.5	-	2	%
		V _{DDA} = 3.0 V, T _A = -10 to 105 °C	-4	-	2	%
		$V_{DDA} = 1.65 V \text{ to } 3.6 V$ $T_A = -40 \text{ to } 125 ^{\circ}\text{C}$	-5.45	-	3.25	%
t _{SU(HSI16)} ⁽²⁾	HSI16 oscillator startup time	-	-	3.7	6	μs
I _{DD(HSI16)} ⁽²⁾	HSI16 oscillator power consumption	-	-	100	140	μA

 The trimming step differs depending on the trimming code. It is usually negative on the codes which are multiples of 16 (0x00, 0x10, 0x20, 0x30...0xE0).

2. Guaranteed by characterization results.

3. Guaranteed by test in production.




Figure 20. HSI16 minimum and maximum value versus temperature

76/132

High-speed internal 48 MHz (HSI48) RC oscillator

Symbol	Parameter	Conditions	Min	Тур	Мах	Unit		
f _{HSI48}	Frequency		-	48	-	MHz		
TRIM	HSI48 user-trimming step		0.09 ⁽²⁾	0.14	0.2 ⁽²⁾	%		
DuCy _(HSI48)	Duty cycle		45 ⁽²⁾	-	55 ⁽²⁾	%		
ACC _{HSI48}	Accuracy of the HSI48 oscillator (factory calibrated before CRS calibration)	T _A = 25 °C	-4 ⁽³⁾	-	4 ⁽³⁾	%		
t _{su(HSI48)}	HSI48 oscillator startup time		-	-	6 ⁽²⁾	μs		
I _{DDA(HSI48)}	HSI48 oscillator power consumption		-	330	380 ⁽²⁾	μA		

Table 46. HSI48 oscillator characteristics⁽¹⁾

1. V_{DDA} = 3.3 V, T_A = –40 to 125 °C unless otherwise specified.

2. Guaranteed by design.

3. Guaranteed by characterization results.

Low-speed internal (LSI) RC oscillator

Table 47. LSI oscillator characteristics

Symbol	Parameter	Min	Тур	Max	Unit
f _{LSI} ⁽¹⁾	LSI frequency	26	38	56	kHz
D _{LSI} ⁽²⁾	LSI oscillator frequency drift $0^{\circ}C \leq T_{A} \leq 85^{\circ}C$	-10	-	4	%
t _{su(LSI)} ⁽³⁾	LSI oscillator startup time	-	-	200	μs
I _{DD(LSI)} ⁽³⁾	LSI oscillator power consumption	-	400	510	nA

1. Guaranteed by test in production.

2. This is a deviation for an individual part, once the initial frequency has been measured.

3. Guaranteed by design.

Multi-speed internal (MSI) RC oscillator

Table 48. MSI oscillator characteristics

Symbol	Parameter	Condition	Тур	Max	Unit
		MSI range 0	65.5	-	kHz
		MSI range 1	131	-	
	Frequency after factory calibration, done at V_{DD} = 3.3 V and T _A = 25 °C	MSI range 2	262	-	
f _{MSI}		MSI range 3	524	-	
		MSI range 4	1.05	-	
		MSI range 5	2.1	-	MHz
		MSI range 6	4.2	-	



Symbol	Parameter	Condition	Тур	Мах	Unit
ACC _{MSI}	Frequency error after factory calibration	-	±0.5	-	%
	MSI oscillator frequency drift 0 °C ≤T _A ⊴85 °C	-	±3	-	
		MSI range 0	- 8.9	+7.0	
		MSI range 1	- 7.1	+5.0	
D _{TEMP(MSI)} ⁽¹⁾		MSI range 2	- 6.4	+4.0	%
(MSI oscillator frequency drift V _{DD} = 3.3 V, − 40 °C ≤T _A ≤110 °C	MSI range 3	- 6.2	+3.0	
		MSI range 4	- 5.2	+3.0	
		MSI range 5	- 4.8	+2.0	
		MSI range 6	- 4.7	+2.0	
D _{VOLT(MSI)} ⁽¹⁾	MSI oscillator frequency drift 1.65 V ≤V _{DD} ≤3.6 V, T _A = 25 °C	-	-	2.5	%/V
		MSI range 0	0.75	-	
	MSI oscillator power consumption	MSI range 1	1	-	1
		MSI range 2	1.5	-	
I _{DD(MSI)} ⁽²⁾		MSI range 3	2.5	-	μA
		MSI range 4	4.5	-	-
		MSI range 5	8	-	
		MSI range 6	15	-	
		MSI range 0	30	-	
		MSI range 1	20	-	
		MSI range 2	15	-	
		MSI range 3	10	-	
t	MSI oscillator startup time	MSI range 4	6	-	
t _{SU(MSI)}		MSI range 5	5	-	μs
		MSI range 6, Voltage range 1 and 2	3.5	-	
		MSI range 6, Voltage range 3	5	-	

Table 48.	MSI	oscillator	characteristics	(continued)

78/132



Symbol	Parameter	Condition	Тур	Max	Unit
t _{stab(MSI)} ⁽²⁾		MSI range 0	-	40	
		MSI range 1	-	20	
		MSI range 2	-	10	
		MSI range 3	-	4	- μs
	MSI oscillator stabilization time	MSI range 4	-	2.5	
		MSI range 5	-	2	
		MSI range 6, Voltage range 1 and 2	-	2	
		MSI range 3, Voltage range 3	-	3	
f _{OVER(MSI)}	MSI oscillator frequency overshoot	Any range to range 5	-	4	MHz
		Any range to range 6	-	6	

Table 48. MSI oscillator characteristics (continued)

1. This is a deviation for an individual part, once the initial frequency has been measured.

2. Guaranteed by characterization results.

6.3.8 PLL characteristics

The parameters given in *Table 49* are derived from tests performed under ambient temperature and V_{DD} supply voltage conditions summarized in *Table 24*.

Symbol	Denemotor					
	Parameter	Min	Тур	Max ⁽¹⁾	- Unit	
f	PLL input clock ⁽²⁾	2	-	24	MHz	
f _{PLL_IN}	PLL input clock duty cycle	45	-	55	%	
f _{PLL_OUT}	PLL output clock	2	-	32	MHz	
t _{LOCK}	PLL input = 16 MHz PLL VCO = 96 MHz	-	115	160	μs	
Jitter	Cycle-to-cycle jitter	-		±600	ps	
I _{DDA} (PLL)	Current consumption on V _{DDA}	-	220	450		
I _{DD} (PLL)	Current consumption on V _{DD}	-	120	150	- μΑ	

Table 49. PLL characteristics

1. Guaranteed by characterization results.

2. Take care of using the appropriate multiplier factors so as to have PLL input clock values compatible with the range defined by f_{PLL_OUT} .



6.3.9 Memory characteristics

RAM memory

	Table 50. RAM and hardware registers					
Symbol	Parameter	Conditions	Min	Тур	Max	Unit
VRM	Data retention mode ⁽¹⁾	STOP mode (or RESET)	1.65	-	-	V

1. Minimum supply voltage without losing data stored in RAM (in Stop mode or under Reset) or in hardware registers (only in Stop mode).

Flash memory and data EEPROM

Symbol	Parameter	Conditions	Min	Тур	Max ⁽¹⁾	Unit
V _{DD}	Operating voltage Read / Write / Erase	-	1.65	-	3.6	V
t _{prog}	Programming time for word or half-page	Erasing	-	3.28	3.94	ma
		Programming	-	3.28	3.94	ms
I _{DD}	Average current during the whole programming / erase operation	T _A = 25 °C, V _{DD} = 3.6 V	-	500	700	μA
	Maximum current (peak) during the whole programming / erase operation		-	1.5	2.5	mA

Table 51. Flash memory and data EEPROM characteristics

1. Guaranteed by design.

Symbol	Parameter	Conditions	Value	Unit
	Farameter	Conditions	Min ⁽¹⁾	Unit
N _{CYC} ⁽²⁾	Cycling (erase / write) Program memory	T₄ = -40°C to 105 °C	10	- kcycles
	Cycling (erase / write) EEPROM data memory	$T_{A} = -40$ C to 103 C	100	
	Cycling (erase / write) Program memory	T₄ = -40°C to 125 °C	0.2	
	Cycling (erase / write) EEPROM data memory	$T_{A} = -40 \text{ C to } 125 \text{ C}$	2	

Table 52. Flash memory and data EEPROM endurance and retention



Symbol	Parameter	Conditions	Value	Unit
	Falameter	Conditions	Min ⁽¹⁾	onit
t _{RET} ⁽²⁾	Data retention (program memory) after 10 kcycles at T _A = 85 °C	T _{RET} = +85 °C	30	
	Data retention (EEPROM data memory) after 100 kcycles at T_A = 85 °C	1 _{RET} = 105 C	30	
	Data retention (program memory) after 10 kcycles at T _A = 105 °C	T _{RFT} = +105 °C	• 10	voors
	Data retention (EEPROM data memory) after 100 kcycles at T_A = 105 °C	TRET - 1103 C		years
	Data retention (program memory) after 200 cycles at T _A = 125 °C	T _{RET} = +125 °C		
	Data retention (EEPROM data memory) after 2 kcycles at T _A = 125 °C	1 _{RET} - 123 0		

Table 52. Flash memory and data EEPROM endurance and retention (continued)

2. Characterization is done according to JEDEC JESD22-A117.

6.3.10 EMC characteristics

Susceptibility tests are performed on a sample basis during device characterization.

Functional EMS (electromagnetic susceptibility)

While a simple application is executed on the device (toggling 2 LEDs through I/O ports). the device is stressed by two electromagnetic events until a failure occurs. The failure is indicated by the LEDs:

- Electrostatic discharge (ESD) (positive and negative) is applied to all device pins until a functional disturbance occurs. This test is compliant with the IEC 61000-4-2 standard.
- FTB: A Burst of Fast Transient voltage (positive and negative) is applied to V_{DD} and V_{SS} through a 100 pF capacitor, until a functional disturbance occurs. This test is compliant with the IEC 61000-4-4 standard.

A device reset allows normal operations to be resumed.

The test results are given in *Table 53*. They are based on the EMS levels and classes defined in application note AN1709.

Symbol	Parameter	Conditions	Level/ Class
V _{FESD}	Voltage limits to be applied on any I/O pin to induce a functional disturbance	V_{DD} = 3.3 V, LQFP64, T _A = +25 °C, f _{HCLK} = 32 MHz conforms to IEC 61000-4-2	3B
V _{EFTB}	Fast transient voltage burst limits to be applied through 100 pF on V_{DD} and V_{SS} pins to induce a functional disturbance	$V_{DD} = 3.3 \text{ V}, \text{LQFP64}, \text{T}_{\text{A}} = +25 \text{ °C},$ f _{HCLK} = 32 MHz conforms to IEC 61000-4-4	4A

Table 53. EMS characteristics



Designing hardened software to avoid noise problems

EMC characterization and optimization are performed at component level with a typical application environment and simplified MCU software. It should be noted that good EMC performance is highly dependent on the user application and the software in particular.

Therefore it is recommended that the user applies EMC software optimization and prequalification tests in relation with the EMC level requested for his application.

Software recommendations

The software flowchart must include the management of runaway conditions such as:

- Corrupted program counter
- Unexpected reset
- Critical data corruption (control registers...)

Prequalification trials

Most of the common failures (unexpected reset and program counter corruption) can be reproduced by manually forcing a low state on the NRST pin or the oscillator pins for 1 second.

To complete these trials, ESD stress can be applied directly on the device, over the range of specification values. When unexpected behavior is detected, the software can be hardened to prevent unrecoverable errors occurring (see application note AN1015).

Electromagnetic Interference (EMI)

The electromagnetic field emitted by the device are monitored while a simple application is executed (toggling 2 LEDs through the I/O ports). This emission test is compliant with IEC 61967-2 standard which specifies the test board and the pin loading.

Symbol I	Parameter	Conditions	Monitored	Max						
			frequency band	8 MHz/ 4 MHz	8 MHz/ 16 MHz	8 MHz/ 32 MHz	Unit			
		Peak level $V_{DD} = 3.6 V,$ $T_A = 25 °C,$ compliant with IEC 61967-2	0.1 to 30 MHz	-21	-15	-12				
s	Peak level		$T_{\Delta} = 25 \ ^{\circ}C,$	$T_{A} = 25 ^{\circ}C,$	$T_{A} = 25 \text{ °C},$	30 to 130 MHz	-14	-12	-1	dBµV
S _{EMI} Peak	reak level		130 MHz to 1GHz	-10	-11	-7				
			EMI Level	1	1	1	-			

Table 54. EMI characteristics



82/132

6.3.11 Electrical sensitivity characteristics

Based on three different tests (ESD, LU) using specific measurement methods, the device is stressed in order to determine its performance in terms of electrical sensitivity.

Electrostatic discharge (ESD)

Electrostatic discharges (a positive then a negative pulse separated by 1 second) are applied to the pins of each sample according to each pin combination. The sample size depends on the number of supply pins in the device (3 parts \times (n+1) supply pins). This test conforms to the ANSI/JEDEC standard.

Symbol	Ratings	Conditions	Class	Maximum value ⁽¹⁾	Unit
V _{ESD(HBM)}	Electrostatic discharge voltage (human body model)	$T_A = +25 \text{ °C},$ conforming to ANSI/JEDEC JS-001	2	2000	V
V _{ESD(CDM)}	Electrostatic discharge voltage (charge device model)	$T_A = +25 \text{ °C},$ conforming to ANSI/ESD STM5.3.1.	C4	500	v

Table 55. ESD absolute maximum ratings

1. Guaranteed by characterization results.

Static latch-up

Two complementary static tests are required on six parts to assess the latch-up performance:

- A supply overvoltage is applied to each power supply pin
- A current injection is applied to each input, output and configurable I/O pin

These tests are compliant with EIA/JESD 78A IC latch-up standard.

Table 56. Electrical sensitivities

Symbol	Parameter	Conditions	Class
LU	Static latch-up class	$T_A = +125$ °C conforming to JESD78A	II level A



6.3.12 I/O current injection characteristics

As a general rule, current injection to the I/O pins, due to external voltage below V_{SS} or above V_{DD} (for standard pins) should be avoided during normal product operation. However, in order to give an indication of the robustness of the microcontroller in cases when abnormal injection accidentally happens, susceptibility tests are performed on a sample basis during device characterization.

Functional susceptibility to I/O current injection

While a simple application is executed on the device, the device is stressed by injecting current into the I/O pins programmed in floating input mode. While current is injected into the I/O pin, one at a time, the device is checked for functional failures.

The failure is indicated by an out of range parameter: ADC error above a certain limit (higher than 5 LSB TUE), out of conventional limits of induced leakage current on adjacent pins (out of -5μ A/+0 μ A range), or other functional failure (for example reset occurrence oscillator frequency deviation, LCD levels).

The test results are given in the Table 57.

		Functional s		
Symbol	Description	Negative injection	Positive injection	Unit
I _{INJ}	Injected current on BOOT0	-0	NA ⁽¹⁾	
	Injected current on PA0, PA4, PA5, PA11, PA12, PC15, PH0 and PH1	-5	0	mA
	Injected current on any other FT, FTf pins	-5 ⁽²⁾	NA ⁽¹⁾	
	Injected current on any other pins	-5 ⁽²⁾	+5	

Table 57. I/O current injection susceptibility

1. Current injection is not possible.

2. It is recommended to add a Schottky diode (pin to ground) to analog pins which may potentially inject negative currents.



6.3.13 I/O port characteristics

General input/output characteristics

Unless otherwise specified, the parameters given in *Table 58* are derived from tests performed under the conditions summarized in *Table 24*. All I/Os are CMOS and TTL compliant.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{IL}	Input low level voltage	TC, FT, FTf, RST I/Os	-	-	0.3V _{DD}	
		BOOT0 pin	-	-	0.14V _{DD} ⁽¹⁾	
V _{IH}	Input high level voltage	All I/Os	0.7 V _{DD}	-	-	V
V	I/O Schmitt trigger voltage hysteresis (2)	Standard I/Os	-	10% V _{DD} ⁽³⁾	-	
V _{hys}		BOOT0 pin	-	0.01	-	
	Input leakage current ⁽⁴⁾	V _{SS} ≤V _{IN} ≤V _{DD} All I/Os except for PA11, PA12, BOOT0 and FTf I/Os	-	-	±50	
		V _{SS} ≤V _{IN} ≤V _{DD} , PA11 and PA12 I/Os	-	-	-50/+250	nA
		V _{SS} ≤V _{IN} ≤V _{DD} FTf I/Os	-	-	±100	
l _{lkg}		V _{DD} ≤V _{IN} ≤5 V All I/Os except for PA11, PA12, BOOT0 and FTf I/Os	-	-	200	nA
		V _{DD} ≤V _{IN} ≤5 V FTf I/Os	-	-	500	
		V _{DD} ⊴V _{IN} ⊴5 V PA11, PA12 and BOOT0	-	-	10	μA
R _{PU}	Weak pull-up equivalent resistor ⁽⁵⁾	V _{IN} = V _{SS}	25	45	65	kΩ
R _{PD}	Weak pull-down equivalent resistor ⁽⁵⁾	$V_{IN} = V_{DD}$	25	45	65	kΩ
CIO	I/O pin capacitance	-	-	5	-	pF

1. Guaranteed by characterization.

2. Hysteresis voltage between Schmitt trigger switching levels. Guaranteed by characterization results.

3. With a minimum of 200 mV. Guaranteed by characterization results.

4. The max. value may be exceeded if negative current is injected on adjacent pins.

 Pull-up and pull-down resistors are designed with a true resistance in series with a switchable PMOS/NMOS. This MOS/NMOS contribution to the series resistance is minimum (~10% order).







Figure 21. V_{IH}/V_{IL} versus VDD (CMOS I/Os)



Output driving current

The GPIOs (general purpose input/outputs) can sink or source up to ± 8 mA, and sink or source up to ± 15 mA with the non-standard V_{OI} /V_{OH} specifications given in *Table 59*.

In the user application, the number of I/O pins which can drive current must be limited to respect the absolute maximum rating specified in *Section 6.2*:

- The sum of the currents sourced by all the I/Os on V_{DD}, plus the maximum Run consumption of the MCU sourced on V_{DD}, cannot exceed the absolute maximum rating $I_{VDD(\Sigma)}$ (see *Table 22*).
- The sum of the currents sunk by all the I/Os on V_{SS} plus the maximum Run consumption of the MCU sunk on V_{SS} cannot exceed the absolute maximum rating I_{VSS(Σ)} (see *Table 22*).



Output voltage levels

Unless otherwise specified, the parameters given in *Table 59* are derived from tests performed under ambient temperature and V_{DD} supply voltage conditions summarized in *Table 24*. All I/Os are CMOS and TTL compliant.

Symbol	Parameter	Conditions	Min	Max	Unit
V _{OL} ⁽¹⁾	Output low level voltage for an I/O pin	CMOS port ⁽²⁾ , I _{IO} = +8 mA	-	0.4	
V _{OH} ⁽³⁾	Output high level voltage for an I/O pin	$1_{O} = 10 \text{ mA}$ 2.7 V \leq V _{DD} \leq 3.6 V	V _{DD} -0.4	-	
V _{OL} ⁽¹⁾	Output low level voltage for an I/O pin	TTL port ⁽²⁾ , I _{IO} =+ 8 mA 2.7 V ≤V _{DD} ≤ 3.6 V	-	0.4	
V _{OH} ⁽³⁾⁽⁴⁾	Output high level voltage for an I/O pin	gh level voltage for an I/O $TTL \text{ port}^{(2)}$, I _{IO} = -6 mA 2.7 V \leq V _{DD} \leq 3.6 V		-	
V _{OL} ⁽¹⁾⁽⁴⁾	Output low level voltage for an I/O pin			1.3	v
V _{OH} ⁽³⁾⁽⁴⁾	Output high level voltage for an I/O pin	I _{IO} = -15 mA 2.7 V ≤V _{DD} ≤ 3.6 V	V _{DD} -1.3	-	
V _{OL} ⁽¹⁾⁽⁴⁾	Output low level voltage for an I/O pin	I _{IO} = +4 mA 1.65 V ≤V _{DD} < 3.6 V	-	0.45	
V _{OH} ⁽³⁾⁽⁴⁾	Output high level voltage for an I/O pin	I _{IO} = -4 mA 1.65 V ≤V _{DD} ≤ 3.6 V	V _{DD} -0.45	-	
V _{OLFM+} ⁽¹⁾⁽⁴⁾	Output low level voltage for an FTf	I_{IO} = 20 mA 2.7 V \leq V _{DD} \leq 3.6 V	-	0.4	
VOLFM+```	I/O pin in Fm+ mode	I _{IO} = 10 mA 1.65 V ≤V _{DD} ≤ 3.6 V	-	0.4	

Table 59. Output voltage characteristics

 The I_{IO} current sunk by the device must always respect the absolute maximum rating specified in *Table 22*. The sum of the currents sunk by all the I/Os (I/O ports and control pins) must always be respected and must not exceed ΣI_{IO(PIN)}.

2. TTL and CMOS outputs are compatible with JEDEC standards JESD36 and JESD52.

3. The I_{IO} current sourced by the device must always respect the absolute maximum rating specified in Table 22. The sum of the currents sourced by all the I/Os (I/O ports and control pins) must always be respected and must not exceed $\Sigma I_{IO(PIN)}$.

4. Guaranteed by characterization results.



Input/output AC characteristics

The definition and values of input/output AC characteristics are given in *Figure 23* and *Table 60*, respectively.

Unless otherwise specified, the parameters given in *Table 60* are derived from tests performed under ambient temperature and V_{DD} supply voltage conditions summarized in *Table 24*.

OSPEEDRx[1:0] bit value ⁽¹⁾	Symbol	Parameter	Conditions	Min	Max ⁽²⁾	Unit
	£	Maximum frequency ⁽³⁾	C_{L} = 50 pF, V_{DD} = 2.7 V to 3.6 V	-	400	kHz
00	f _{max(IO)out}	Maximum requency (*)	C_{L} = 50 pF, V_{DD} = 1.65 V to 2.7 V	-	100	KNZ
00	t _{f(IO)out}	Output rise and fall time	C_{L} = 50 pF, V_{DD} = 2.7 V to 3.6 V	-	125	ns
	t _{r(IO)out}		C_{L} = 50 pF, V_{DD} = 1.65 V to 2.7 V	-	320	115
	f	Maximum frequency ⁽³⁾	C_{L} = 50 pF, V_{DD} = 2.7 V to 3.6 V	-	2	MHz
01	f _{max(IO)out}		C_{L} = 50 pF, V_{DD} = 1.65 V to 2.7 V	-	0.6	
01	t _{f(IO)out}	Output rise and fall time	C_{L} = 50 pF, V_{DD} = 2.7 V to 3.6 V	-	30	ns
	t _{r(IO)out}		C_{L} = 50 pF, V_{DD} = 1.65 V to 2.7 V	-	65	115
	E .	Maximum frequency ⁽³⁾	C_{L} = 50 pF, V_{DD} = 2.7 V to 3.6 V	-	10	MHz
10	F _{max(IO)out}	Maximum requency.	C_{L} = 50 pF, V_{DD} = 1.65 V to 2.7 V	-	2	
10	t _{f(IO)out}		-	13	20	
	t _{r(IO)out}		C_{L} = 50 pF, V_{DD} = 1.65 V to 2.7 V	-	28	ns
	E	Maximum frequency ⁽³⁾	C_{L} = 30 pF, V_{DD} = 2.7 V to 3.6 V	-	35	MHz
11	F _{max(IO)out}		C_{L} = 50 pF, V_{DD} = 1.65 V to 2.7 V	-	10	
	t _{f(IO)out}	Output rise and fall time	C_{L} = 30 pF, V_{DD} = 2.7 V to 3.6 V	-	6	20
	t _{r(IO)out}		C_{L} = 50 pF, V_{DD} = 1.65 V to 2.7 V	-	17	ns
	f _{max(IO)out}	Maximum frequency ⁽³⁾		-	1	MHz
	t _{f(IO)out}	Output fall time	C_{L} = 50 pF, V_{DD} = 2.5 V to 3.6 V	-	10	20
Fm+	t _{r(IO)out}	Output rise time		-	30	ns
configuration ⁽⁴⁾	f _{max(IO)out}	Maximum frequency ⁽³⁾		-	350	KHz
	t _{f(IO)out}	Output fall time	C _L = 50 pF, V _{DD} = 1.65 V to 3.6 V	-	15	
	t _{r(IO)out}	Output rise time]	-	60	ns
-	t _{EXTIpw}	Pulse width of external signals detected by the EXTI controller	-	8	-	ns

Table 60. I/O AC characteristics⁽¹⁾

1. The I/O speed is configured using the OSPEEDRx[1:0] bits. Refer to the line reference manual for a description of GPIO Port configuration register.

2. Guaranteed by design.

3. The maximum frequency is defined in *Figure 23*.

 When Fm+ configuration is set, the I/O speed control is bypassed. Refer to the line reference manual for a detailed description of Fm+ I/O configuration.

DocID025844 Rev 8






Figure 23. I/O AC characteristics definition

6.3.14 NRST pin characteristics

The NRST pin input driver uses CMOS technology. It is connected to a permanent pull-up resistor, R_{PU}, except when it is internally driven low (see *Table 61*).

Unless otherwise specified, the parameters given in *Table 61* are derived from tests performed under ambient temperature and V_{DD} supply voltage conditions summarized in *Table 24*.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{IL(NRST)} ⁽¹⁾	NRST input low level voltage	-	$V_{\rm SS}$	-	0.8	
V _{IH(NRST)} ⁽¹⁾	NRST input high level voltage	-	1.4	-	V_{DD}	
	NRST output low level	I _{OL} = 2 mA 2.7 V < V _{DD} < 3.6 V	-	-	0.4	V
V _{OL(NRST)} ⁽¹⁾	voltage	I _{OL} = 1.5 mA 1.65 V < V _{DD} < 2.7 V	-	-	0.4	
V _{hys(NRST)} ⁽¹⁾	NRST Schmitt trigger voltage hysteresis	-	-	10%V _{DD} ⁽²⁾	-	mV
R _{PU}	Weak pull-up equivalent resistor ⁽³⁾	$V_{IN} = V_{SS}$	25	45	65	kΩ
V _{F(NRST)} ⁽¹⁾	NRST input filtered pulse	-	-	-	50	ns
V _{NF(NRST)} ⁽¹⁾	NRST input not filtered pulse	-	350	-	-	ns

Table 61. NRST pin characteristics

1. Guaranteed by design.

2. 200 mV minimum value

3. The pull-up is designed with a true resistance in series with a switchable PMOS. This PMOS contribution to the series resistance is around 10%.






Figure 24. Recommended NRST pin protection

- 1. The reset network protects the device against parasitic resets.
- 2. The external capacitor must be placed as close as possible to the device.
- The user must ensure that the level on the NRST pin can go below the V_{IL(NRST)} max level specified in Table 61. Otherwise the reset will not be taken into account by the device.

6.3.15 12-bit ADC characteristics

Unless otherwise specified, the parameters given in *Table 62* are derived from tests performed under ambient temperature, f_{PCLK} frequency and V_{DDA} supply voltage conditions summarized in *Table 24: General operating conditions*.

Note: It is recommended to perform a calibration after each power-up.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
M	Analog supply voltage for	Fast channel	1.65	-	3.6	v
V _{DDA}	ADC ON	Standard channel	1.75 ⁽¹⁾	-	3.6	v
V _{REF+}	Positive reference voltage	-	1.65		V _{DDA}	V
	Current consumption of the	1.14 Msps	-	200	-	
	ADC on V_{DDA} and V_{REF+}	10 ksps	-	40	-	
I _{DDA} (ADC)	Current consumption of the ADC on $V_{DD}^{(2)}$	1.14 Msps	-	70	-	μA
		10 ksps	-	1	-	
		Voltage scaling Range 1	0.14	-	16	
f _{ADC}	ADC clock frequency	Voltage scaling Range 2	0.14	-	8	MHz
		Voltage scaling Range 3	0.14	-	4	
$f_{S}^{(3)}$	Sampling rate	12-bit resolution	0.01	-	1.14	MHz
f _{TRIG} ⁽³⁾	External trigger frequency	f _{ADC} = 16 MHz, 12-bit resolution	-	-	941	kHz
		-	-	-	17	1/f _{ADC}
V _{AIN}	Conversion voltage range	-	0	-	V _{REF+}	V

Table	62. ADC	characteristics
-------	---------	-----------------



Symbol	Parameter	Conditions Min		Тур	Max	Unit
R _{AIN} ⁽³⁾	External input impedance	See <i>Equation 1</i> and <i>Table 63</i> for details	-	-	50	kΩ
R _{ADC} ⁽³⁾⁽⁴⁾	Sampling switch resistance	-	-	-	1	kΩ
C _{ADC} ⁽³⁾	Internal sample and hold capacitor	_	-	-	8	pF
t _{CAL} ⁽³⁾⁽⁵⁾	Calibration time	f _{ADC} = 16 MHz		5.2		μs
CAL		-		83		1/f _{ADC}
		ADC clock = HSI16	1.5 ADC cycles + 2 f _{PCLK} cycles	-	1.5 ADC cycles + 3 f _{PCLK} cycles	-
W _{LATENCY} ⁽⁶⁾	ADC_DR register write latency	ADC clock = PCLK/2	-	4.5	-	f _{PCLK} cycle
		ADC clock = PCLK/4	-	8.5	-	f _{PCLK} cycle
		$f_{ADC} = f_{PCLK}/2 = 16 \text{ MHz}$	0.266			μs
		$f_{ADC} = f_{PCLK}/2$	8.5		1/f _{PCLK}	
t _{latr} (3)	Trigger conversion latency	$f_{ADC} = f_{PCLK}/4 = 8 \text{ MHz}$	0.516			μs
		$f_{ADC} = f_{PCLK}/4$	16.5			1/f _{PCLK}
		f _{ADC} = f _{HSI16} = 16 MHz	0.252	-	0.260	μs
Jitter _{ADC}	ADC jitter on trigger conversion	f _{ADC} = f _{HSI16}	-	1	-	1/f _{HSI16}
ts ⁽³⁾	Sampling time	f _{ADC} = 16 MHz	0.093	-	10.03	μs
ls'''	Sampling time	-	1.5	-	160.5	1/f _{ADC}
t _{UP_LDO} (3)(5)	Internal LDO power-up time	-	-	-	10	μs
t _{STAB} ⁽³⁾⁽⁵⁾	ADC stabilization time	-	14		1/f _{ADC}	
+. (3)	Total conversion time	f _{ADC} = 16 MHz, 12-bit resolution	0.875	-	10.81	μs
t _{ConV} ⁽³⁾	(including sampling time)	12-bit resolution	14 to 173 (t _S for sampling +12.5 for successive approximation)		1/f _{ADC}	

Table 62. ADC characteristics (continued)

1. V_{DDA} minimum value can be decreased in specific temperature conditions. Refer to Table 63: RAIN max for fADC = 16 MHz.

2. A current consumption proportional to the APB clock frequency has to be added (see *Table 38: Peripheral current consumption in Run or Sleep mode*).

3. Guaranteed by design.

 Standard channels have an extra protection resistance which depends on supply voltage. Refer to Table 63: RAIN max for fADC = 16 MHz.

5. This parameter only includes the ADC timing. It does not take into account register access latency.

6. This parameter specifies the latency to transfer the conversion result into the ADC_DR register. EOC bit is set to indicate the conversion is complete and has the same latency.



DocID025844 Rev 8

Equation 1: R_{AIN} max formula

$$R_{AIN} < \frac{T_{S}}{f_{ADC} \times C_{ADC} \times \ln(2^{N+2})} - R_{ADC}$$

The simplified formula above (*Equation 1*) is used to determine the maximum external impedance allowed for an error below 1/4 of LSB. Here N = 12 (from 12-bit resolution).

		P may for		R_{AIN} max for standard channels (k Ω)							R _{AIN} max for			
T _s (cycles)	t _S (µs)	R _{AIN} max for fast channels (kΩ)	V _{DD} > 2.7 V	V _{DD} > 2.4 V	V _{DD} > 2.0 V	V _{DD} > 1.8 V	V _{DD} > 1.75 V	V _{DD} > 1.65 V and T _A > -10 °C	V _{DD} > 1.65 V and T _A > 25 °C					
1.5	0.09	0.5	< 0.1	NA	NA	NA	NA	NA	NA					
3.5	0.22	1	0.2	< 0.1	NA	NA	NA	NA	NA					
7.5	0.47	2.5	1.7	1.5	< 0.1	NA	NA	NA	NA					
12.5	0.78	4	3.2	3	1	NA	NA	NA	NA					
19.5	1.22	6.5	5.7	5.5	3.5	NA	NA	NA	< 0.1					
39.5	2.47	13	12.2	12	10	NA	NA	NA	5					
79.5	4.97	27	26.2	26	24	< 0.1	NA	NA	19					
160.5	10.03	50	49.2	49	47	32	< 0.1	< 0.1	42					

Table 63. R_{AIN} max for f_{ADC} = 16 MHz⁽¹⁾

1. Guaranteed by design.

Table 64. ADC accuracy⁽¹⁾⁽²⁾⁽³⁾

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
ET	Total unadjusted error		-	2	4	
EO	Offset error		-	1	2.5	
EG	Gain error		-	1	2	LSB
EL	Integral linearity error		-	1.5	2.5	
ED	Differential linearity error		-	1	1.5	
	Effective number of bits	1.65 V < V _{DDA} = V _{REF+} < 3.6 V,	10.2	11		
ENOB	Effective number of bits (16-bit mode oversampling with ratio =256) ⁽⁴⁾	range 1/2/3	11.3	12.1	-	bits
SINAD	Signal-to-noise distortion		63	69	-	
	Signal-to-noise ratio		63	69	-	
SNR	Signal-to-noise ratio (16-bit mode oversampling with ratio =256) ⁽⁴⁾		70	76	-	dB
THD	Total harmonic distortion		-	-85	-73	



Symbol	Parameter	Conditions	Min	Тур	Max	Unit
ET	Total unadjusted error		-	2	5	
EO	Offset error		-	1	2.5	
EG	Gain error		-	1	2	LSB
EL	Integral linearity error		-	1.5	3	
ED	Differential linearity error	1.65 V < V _{REF+} < V _{DDA} < 3.6 V, range 1/2/3	-	1	2	
ENOB	Effective number of bits		10.0	11.0	-	bits
SINAD	Signal-to-noise distortion		62	69	-	
SNR	Signal-to-noise ratio		61	69	-	dB
THD	Total harmonic distortion		-	-85	-65	

Table 64.	ADC	accurac	y ⁽¹⁾⁽²⁾⁽³⁾	(continued)
-----------	-----	---------	------------------------	-------------

.

1. ADC DC accuracy values are measured after internal calibration.

 ADC Accuracy vs. Negative Injection Current: Injecting negative current on any of the standard (non-robust) analog input pins should be avoided as this significantly reduces the accuracy of the conversion being performed on another analog input. It is recommended to add a Schottky diode (pin to ground) to standard analog pins which may potentially inject negative current.

Any positive injection current within the limits specified for $I_{INJ(PIN)}$ and $\Sigma I_{INJ(PIN)}$ in Section 6.3.12 does not affect the ADC accuracy.

3. Better performance may be achieved in restricted V_{DDA}, frequency and temperature ranges.

4. This number is obtained by the test board without additional noise, resulting in non-optimized value for oversampling mode.




Figure 25. ADC accuracy characteristics






Figure 26. Typical connection diagram using the ADC

- 1. Refer to Table 62: ADC characteristics for the values of RAIN, RADC and CADC.
- $C_{parasitic}$ represents the capacitance of the PCB (dependent on soldering and PCB layout quality) plus the pad capacitance (roughly 7 pF). A high $C_{parasitic}$ value will downgrade conversion accuracy. To remedy this, f_{ADC} should be reduced. 2.

General PCB design guidelines

Power supply decoupling should be performed as shown in Figure 27 or Figure 28, depending on whether V_{REF+} is connected to V_{DDA} or not. The 10 nF capacitors should be ceramic (good quality). They should be placed as close as possible to the chip.




Figure 27. Power supply and reference decoupling (V_{REF+} not connected to V_{DDA})

DocID025844 Rev 8






Figure 28. Power supply and reference decoupling (V_{REF+} connected to V_{DDA})



6.3.16 DAC electrical characteristics

Data guaranteed by design, not tested in production, unless otherwise specified.

Symbol	Parameter	Cond	litions	Min	Тур	Мах	Unit
V _{DDA}	Analog supply voltage	-		1.8	-	3.6	V
V _{REF+}	Reference supply voltage	V _{REF+} must always be below V _{DDA}		1.8	-	3.6	V
V _{REF-}	Lower reference voltage	-			V _{SSA}		V
. (1)	Current consumption on V _{REF+}	No load, mid (0x800)	ldle code	-	130	220	
I _{DDVREF+} ⁽¹⁾	supply V _{REF+} = 3.3 V	No load, wor (0x000)	st code	-	220	350	μA
ı (2)	Current consumption on VDDA		dle code	-	210	320	
I _{DDA} ⁽²⁾	supply, V _{DDA} = 3.3 V	No load, worst code (0xF1C)		-	320	520	μA
RI ⁽³⁾		DAC output	R _L connected to V _{SSA}	5	-	-	ko
ĸĽ	Resistive load	ON	R _L connected to V _{DDA}	25	-	-	kΩ
C _L ⁽³⁾	Capacitive load	DAC output	buffer ON	-	-	50	pF
R _O	Output impedance	DAC output	buffer OFF	12	16	20	kΩ
		DAC output buffer ON DAC output buffer OFF		0.2	-	V _{DDA} – 0.2	V
V _{DAC_OUT}	Voltage on DAC_OUT output			0.5	-	V _{REF+} – 1LSB	mV





Symbol	Parameter	Conditions	Min	Тур	Мах	Unit
DNL ⁽²⁾	Differential non linearity ⁽⁴⁾	$C_L \le 50 \text{ pF}, R_L \ge 5 \text{ k}\Omega$ DAC output buffer ON	-	1.5	3	
		No R_{LOAD} , $C_L \le 50 \text{ pF}$ DAC output buffer OFF	-	1.5	3	
INL ⁽²⁾	Integral non linearity ⁽⁵⁾	$C_L \le 50 \text{ pF}, R_L \ge 5 \text{ k}\Omega$ DAC output buffer ON	-	2	4	
	Integral non intearity 2	No R_{LOAD} , $C_L \le 50 \text{ pF}$ DAC output buffer OFF	-	2	4	LSB
Offset ⁽²⁾	Offset error at code 0x800 ⁽⁶⁾	$C_L \le 50 \text{ pF}, R_L \ge 5 \text{ k}\Omega$ DAC output buffer ON	-	±10	±25	
Oliset		No R_{LOAD} , $C_L \le 50 \text{ pF}$ DAC output buffer OFF	-	±5	±8	
Offset1 ⁽²⁾	Offset error at code 0x001 ⁽⁷⁾	No R_{LOAD} , $C_L \le 50 \text{ pF}$ DAC output buffer OFF	-	±1.5 ±5		
dOffset/dT ⁽²⁾	Offset error temperature	$V_{DDA} = 3.3V$ $V_{REF+} = 3.0 V$ $T_A = 0 \text{ to } 50 ^{\circ}\text{C}$ DAC output buffer OFF	-20	-10	0	
donset/d1	coefficient (code 0x800)	$V_{DDA} = 3.3V$ $V_{REF+} = 3.0 V$ $T_A = 0 \text{ to } 50 ^{\circ}\text{C}$ DAC output buffer ON	0	20	50	μV/°C
Gain ⁽²⁾	Gain error ⁽⁸⁾	$C_L \le 50 \text{ pF}, R_L \ge 5 \text{ k}\Omega$ DAC output buffer ON	-	+0.1 / -0.2%	+0.2 / -0.5%	%
Gain ^{-,}	Gainenor	No R_{LOAD} , $C_L \le 50 \text{ pF}$ DAC output buffer OFF	-	+0 / -0.2%	+0 / -0.4%	%
dGain/dT ⁽²⁾	Gain error temperature	$V_{DDA} = 3.3V$ $V_{REF+} = 3.0 V$ $T_A = 0 \text{ to } 50 ^{\circ}\text{C}$ DAC output buffer OFF	-10	-2	0	
dGain/dT ⁻	coefficient	$V_{DDA} = 3.3V$ $V_{REF+} = 3.0 V$ $T_A = 0 \text{ to } 50 \degree \text{C}$ DAC output buffer ON	-40	-8	0	µV/°C
TUE ⁽²⁾	Total upodiustod array	$C_L \le 50 \text{ pF}, R_L \ge 5 \text{ k}\Omega$ DAC output buffer ON	-	12	30	
1UE ^{,-} /	Total unadjusted error	No R_{LOAD} , $C_{L} \le 50 \text{ pF}$ DAC output buffer OFF	-	8	12	LSB

 Table 65. DAC characteristics (continued)



Symbol	Parameter	Conditions	Min	Тур	Мах	Unit
t _{SETTLING}	Settling time (full scale: for a 12-bit code transition between the lowest and the highest input codes till DAC_OUT reaches final value ±1LSB	$C_L \le 50 \text{ pF}, R_L \ge 5 \text{ k}\Omega$	-	7	12	μs
Update rate	Max frequency for a correct DAC_OUT change (95% of final value) with 1 LSB variation in the input code	$C_L \le 50 \text{ pF}, R_L \ge 5 \text{ k}\Omega$	-	-	1	Msps
twakeup	Wakeup time from off state (setting the ENx bit in the DAC Control register) ⁽⁹⁾	$C_L \le 50 \text{ pF}, R_L \ge 5 \text{ k}\Omega$	-	9	15	μs
PSRR+	V _{DDA} supply rejection ratio (static DC measurement)	$C_L \le 50 \text{ pF}, \text{ R}_L \ge 5 \text{ k}\Omega$	-	-60	-35	dB

Table 65. DAC characteristics (continued)

2. Guaranteed by design, not tested in production.

3. Connected between DAC_OUT and V_{SSA}.

4. Difference between two consecutive codes - 1 LSB.

5. Difference between measured value at Code i and the value at Code i on a line drawn between Code 0 and last Code 4095.


6. Difference between the value measured at Code (0x800) and the ideal value = $V_{REF+}/2$.

7. Difference between the value measured at Code (0x001) and the ideal value.

8. Difference between ideal slope of the transfer function and measured slope computed from code 0x000 and 0xFFF when buffer is OFF, and from code giving 0.2 V and ($V_{DDA} - 0.2$) V when buffer is ON.

9. In buffered mode, the output can overshoot above the final value for low input code (starting from min value).





 The DAC integrates an output buffer that can be used to reduce the output impedance and to drive external loads directly without the use of an external operational amplifier. The buffer can be bypassed by configuring the BOFFx bit in the DAC_CR register.

DocID025844 Rev 8



6.3.17 Temperature sensor characteristics

Calibration value name	Description	Memory address
TS_CAL1	TS ADC raw data acquired at temperature of 30 °C, V _{DDA} = 3 V	0x1FF8 007A - 0x1FF8 007B
TS_CAL2	TS ADC raw data acquired at temperature of 130 °C, V _{DDA} = 3 V	0x1FF8 007E - 0x1FF8 007F

Table 66. Temperature sensor calibration values

Table 67. Temperature sensor characteristics

Symbol	Parameter		Тур	Мах	Unit	
T _L ⁽¹⁾	V _{SENSE} linearity with temperature	-	±1	<u>+2</u>	°C	
Avg_Slope ⁽¹⁾	Average slope	1.48	1.61	1.75	mV/°C	
V ₁₃₀	Voltage at 130°C ±5°C ⁽²⁾	640	670	700	mV	
I _{DDA(TEMP)} ⁽³⁾	Current consumption	-	3.4	6	μA	
t _{START} ⁽³⁾	Startup time	-	-	10		
T _{S_temp} ⁽⁴⁾⁽³⁾	ADC sampling time when reading the temperature	10	-	-	- µs	

1. Guaranteed by characterization results.

2. Measured at V_{DD} = 3 V \pm 10 mV. V130 ADC conversion result is stored in the TS_CAL2 byte.

3. Guaranteed by design.

4. Shortest sampling time can be determined in the application by multiple iterations.

6.3.18 Comparators

Symbol	Parameter	Conditions	Min ⁽¹⁾	Тур	Max ⁽¹⁾	Unit
V _{DDA}	Analog supply voltage	-	1.65		3.6	V
R _{400K}	R _{400K} value	-	-	400	-	1.0
R _{10K}	R _{10K} value	-	-	10	-	- kΩ
V _{IN}	Comparator 1 input voltage range	-	0.6	-	V _{DDA}	V
t _{START}	Comparator startup time	-	-	7	10	
td	Propagation delay ⁽²⁾	-	-	3	10	- μs
Voffset	Comparator offset	-	-	±3	±10	mV
d _{Voffset} /dt	Comparator offset variation in worst voltage stress conditions		0	1.5	10	mV/1000 h
I _{COMP1}	Current consumption ⁽³⁾	-	-	160	260	nA

Table 68. Comparator 1 characteristics

1. Guaranteed by characterization.

2. The delay is characterized for 100 mV input step with 10 mV overdrive on the inverting input, the non-inverting input set to the reference.

3. Comparator consumption only. Internal reference voltage not included.



Symbol	Parameter	Conditions	Min	Тур	Max ⁽¹⁾	Unit
V _{DDA}	Analog supply voltage	-	1.65	-	3.6	V
V _{IN}	Comparator 2 input voltage range	-	0	-	V _{DDA}	V
+	Comparator startup time	Fast mode	-	15	20	
t _{START}		Slow mode	-	20	25	-
+	Propagation delay ⁽²⁾ in slow mode	1.65 V ≤V _{DDA} ≤2.7 V	-	1.8	3.5	
t _{d slow}	Fropagation delay in slow mode	2.7 V ≤V _{DDA} ≤3.6 V	-	2.5	6	- µs
+ .	Propagation delay ⁽²⁾ in fast mode	1.65 V ≤V _{DDA} ≤2.7 V	-	0.8	2	-
t _{d fast}	2.7 V ≤V _{DDA} ≤3.6 V		-	1.2	4	-
V _{offset}	Comparator offset error		-	±4	<u>+</u> 20	mV
dThreshold/ dt	Threshold voltage temperature coefficient	$V_{DDA} = 3.3V, T_{A} = 0 \text{ to } 50 \ ^{\circ}\text{C},$ V- = V _{REFINT} , 3/4 V _{REFINT} , 1/2 V _{REFINT} , 1/4 V _{REFINT} .	-	15	30	ppm /°C
	Current consumption ⁽³⁾	Fast mode	-	3.5	5	
ICOMP2		Slow mode	-	0.5	2	μA

 Table 69. Comparator 2 characteristics

2. The delay is characterized for 100 mV input step with 10 mV overdrive on the inverting input, the non-inverting input set to the reference.

3. Comparator consumption only. Internal reference voltage (required for comparator operation) is not included.



6.3.19 Timer characteristics

TIM timer characteristics

The parameters given in the *Table 70* are guaranteed by design.

Refer to Section 6.3.13: I/O port characteristics for details on the input/output alternate function characteristics (output compare, input capture, external clock, PWM output).

Symbol	Parameter	Conditions	Min	Мах	Unit			
t	Timer resolution time		1	-	t _{TIMxCLK}			
t _{res(TIM)}		f _{TIMxCLK} = 32 MHz	31.25	-	ns			
f	Timer external clock frequency on CH1		0	f _{TIMxCLK} /2	MHz			
f _{EXT}	to CH4	f _{TIMxCLK} = 32 MHz	0	16	MHz			
Res _{TIM}	Timer resolution	-		16	bit			
	16-bit counter clock period when	-	1	65536	t _{TIMxCLK}			
^t COUNTER	internal clock is selected (timer's prescaler disabled)	f _{TIMxCLK} = 32 MHz	0.0312	2048	μs			
t _{MAX_COUNT}	Maximum possible count	-	-	65536 × 65536	t _{TIMxCLK}			
		f _{TIMxCLK} = 32 MHz	-	134.2	S			

Table 70. TIMx characteristics⁽¹⁾

1. TIMx is used as a general term to refer to the TIM2, TIM6, TIM21, and TIM22 timers.

6.3.20 Communications interfaces

I²C interface characteristics

The I^2C interface meets the timings requirements of the I^2C -bus specification and user manual rev. 03 for:

- Standard-mode (Sm) : with a bit rate up to 100 kbit/s
- Fast-mode (Fm) : with a bit rate up to 400 kbit/s
- Fast-mode Plus (Fm+) : with a bit rate up to 1 Mbit/s.

The I^2C timing requirements are guaranteed by design when the I^2C peripheral is properly configured (refer to the reference manual for details). The SDA and SCL I/O requirements are met with the following restrictions: the SDA and SCL I/O pins are not "true" open-drain. When configured as open-drain, the PMOS connected between the I/O pin and VDDIOx is disabled, but is still present. Only FTf I/O pins support Fm+ low level output current maximum requirement (refer to Section 6.3.13: I/O port characteristics for the I2C I/Os characteristics).

All I²C SDA and SCL I/Os embed an analog filter (see *Table 71* for the analog filter characteristics).



The analog spike filter is compliant with I²C timings requirements only for the following voltage ranges:

- Fast mode Plus: 2.7 V ≤V_{DD} ≤3.6 V and voltage scaling Range 1
- Fast mode:
 - 2 V \leq V_{DD} \leq 3.6 V and voltage scaling Range 1 or Range 2.
 - V_{DD} < 2 V, voltage scaling Range 1 or Range 2, C_{load} < 200 pF.

In other ranges, the analog filter should be disabled. The digital filter can be used instead.

Note: In Standard mode, no spike filter is required.

Table 71. I2C analog filter characteristics⁽¹⁾

Symbol	Parameter	Conditions	Min	Мах	Unit
		Range 1		260 ⁽³⁾	
t _{AF}	are suppressed by the analog filter	Range 2	50 ⁽²⁾	-	ns
		Range 3		-	

1. Guaranteed by characterization results.

2. Spikes with widths below t_{AF(min)} are filtered.

3. Spikes with widths above $t_{AF(max)}$ are not filtered

SPI characteristics

Unless otherwise specified, the parameters given in the following tables are derived from tests performed under ambient temperature, f_{PCLKx} frequency and V_{DD} supply voltage conditions summarized in *Table 24*.

Refer to Section 6.3.12: I/O current injection characteristics for more details on the input/output alternate function characteristics (NSS, SCK, MOSI, MISO).

Table 72. SPI characteristics in voltage Range 1 ⁽¹⁾

Symbol	Parameter	Conditions	Min	Тур	Max	Unit	
		Master mode				16	
		Slave mode receiver	-	-	16		
f _{SCK} 1/t _{c(SCK)}	SPI clock frequency	Slave mode Transmitter 1.71 <v<sub>DD<3.6V</v<sub>	-	-	12 ⁽²⁾	MHz	
		Slave mode Transmitter 2.7 <v<sub>DD<3.6V</v<sub>	-	-	16 ⁽²⁾		
Duty _(SCK)	Duty cycle of SPI clock frequency	Slave mode	30	50	70	%	



Symbol	Parameter	Conditions	Min	Тур	Мах	Unit
t _{su(NSS)}	NSS setup time	Slave mode, SPI presc = 2	4*Tpclk	-	-	
t _{h(NSS)}	NSS hold time	Slave mode, SPI presc = 2	2*Tpclk	-	-	
t _{w(SCKH)} t _{w(SCKL)}	SCK high and low time	Master mode	Tpclk-2	Tpclk	Tpclk+ 2	
t _{su(MI)}	- Data input setup time	Master mode	0	-	-	
t _{su(SI)}	Data input setup time	Slave mode	3	-	-	
t _{h(MI)}	- Data input hold time	Master mode	7	-	-	
t _{h(SI)}		Slave mode	3.5	-	-	ns
t _{a(SO}	Data output access time	Slave mode	15	-	36	
t _{dis(SO)}	Data output disable time	Slave mode	10	-	30	
t		Slave mode 1.65 V <v<sub>DD<3.6 V</v<sub>	-	18	41	
t _{v(SO)}	Data output valid time	Slave mode 2.7 V <v<sub>DD<3.6 V</v<sub>	-	18	25	
t _{v(MO)}		Master mode	-	4	7	
t _{h(SO)}	Data output hold time	Slave mode	10	-	-	
t _{h(MO)}		Master mode	0	-	-	

Table 72. SPI characteristics in voltage Range 1 ⁽¹⁾ (continued)

2. The maximum SPI clock frequency in slave transmitter mode is determined by the sum of $t_{v(SO)}$ and $t_{su(MI)}$ which has to fit into SCK low or high phase preceding the SCK sampling edge. This value can be achieved when the SPI communicates with a master having $t_{su(MI)} = 0$ while Duty_(SCK) = 50%.



Symbol	Parameter	Conditions	Min	Тур	Max	Unit
		Master mode			8	
f _{SCK} 1/t _{c(SCK)}	SPI clock frequency	Slave mode Transmitter 1.65 <v<sub>DD<3.6V</v<sub>	-	-	8	MHz
-C(SCK)		Slave mode Transmitter 2.7 <v<sub>DD<3.6V</v<sub>			8 ⁽²⁾	
Duty _(SCK)	Duty cycle of SPI clock frequency	Slave mode	30	50	70	%
t _{su(NSS)}	NSS setup time	Slave mode, SPI presc = 2	4*Tpclk	-	-	
t _{h(NSS)}	NSS hold time	Slave mode, SPI presc = 2	2*Tpclk	-	-	
t _{w(SCKH)} t _{w(SCKL)}	SCK high and low time	Master mode	Tpclk-2	Tpclk	Tpclk+2	
t _{su(MI)}	Data input cotup timo	Master mode	0	-	-	
t _{su(SI)}	Data input setup time	Slave mode	3	-	-	
t _{h(MI)}	Data input hold time	Master mode	11	-	-	
t _{h(SI)}		Slave mode	4.5	-	-	ns
t _{a(SO}	Data output access time	Slave mode	18	-	52	
t _{dis(SO)}	Data output disable time	Slave mode	12	-	42	
t _{v(SO)}	Data output valid time	Slave mode	-	20	56.5	
t _{v(MO)}		Master mode	-	5	9	
t _{h(SO)}	Data output hold time	Slave mode	13	-	-	
t _{h(MO)}		Master mode	3	-	-	

Table 73. SPI characteristics in	n voltage	Range 2 ⁽¹⁾
----------------------------------	-----------	------------------------

2. The maximum SPI clock frequency in slave transmitter mode is determined by the sum of $t_{v(SO)}$ and $t_{su(MI)}$ which has to fit into SCK low or high phase preceding the SCK sampling edge. This value can be achieved when the SPI communicates with a master having $t_{su(MI)} = 0$ while Duty_(SCK) = 50%.



Symbol	Parameter	Conditions	Min	Тур	Мах	Unit
f _{SCK} 1/t _{c(SCK)}	SPI clock frequency	Master mode	-	-	2	MHz
		Slave mode			2 ⁽²⁾	
Duty _(SCK)	Duty cycle of SPI clock frequency	Slave mode	30	50	70	%
t _{su(NSS)}	NSS setup time	Slave mode, SPI presc = 2	4*Tpclk	-	-	
t _{h(NSS)}	NSS hold time	Slave mode, SPI presc = 2	2*Tpclk	-	-	
t _{w(SCKH)} t _{w(SCKL)}	SCK high and low time	Master mode	Tpclk-2	Tpclk	Tpclk+2	
t _{su(MI)}	Data input setup time	Master mode	1.5	-	-	
t _{su(SI)}		Slave mode	6	-	-	
t _{h(MI)}	Data input hold time	Master mode	13.5	-	-	
t _{h(SI)}		Slave mode	16	-	-	ns
t _{a(SO}	Data output access time	Slave mode	30	-	70	-
t _{dis(SO)}	Data output disable time	Slave mode	40	-	80	
t _{v(SO)}	Data output valid time	Slave mode	-	30	70	
t _{v(MO)}		Master mode	-	7	9	
t _{h(SO)}	Data output hold time	Slave mode	25	-	-	
t _{h(MO)}		Master mode	8	-	-	

Table 74. SPI characteristics in	voltage Range 3 ⁽¹⁾
----------------------------------	--------------------------------

2. The maximum SPI clock frequency in slave transmitter mode is determined by the sum of $t_{v(SO)}$ and $t_{su(MI)}$ which has to fit into SCK low or high phase preceding the SCK sampling edge. This value can be achieved when the SPI communicates with a master having $t_{su(MI)} = 0$ while Duty_(SCK) = 50%.








Figure 30. SPI timing diagram - slave mode and CPHA = 0





1. Measurement points are done at CMOS levels: $0.3V_{DD}$ and $0.7V_{DD}$.

DocID025844 Rev 8






Figure 32. SPI timing diagram - master mode⁽¹⁾

1. Measurement points are done at CMOS levels: $0.3V_{DD}$ and $0.7V_{DD}$.



I2S characteristics

Symbol	Parameter	Conditions	Min	Max	Unit
f _{MCK}	I2S Main clock output	-	256 x 8K	256xFs ⁽²⁾	MHz
f _{CK}	I2S clock frequency	Master data: 32 bits	-	64xFs	MHz
		Slave data: 32 bits	-	64xFs	
D _{CK}	I2S clock frequency duty cycle	Slave receiver	30	70	%
t _{v(WS)}	WS valid time	Master mode	-	15	
t _{h(WS)}	WS hold time	Master mode	11	-	
t _{su(WS)}	WS setup time	Slave mode	6	-	
t _{h(WS)}	WS hold time	Slave mode	2	-	
t _{su(SD_MR)}	Dete in sut eature time.	Master receiver	0	-	
$t_{su(SD_SR)}$	Data input setup time	Slave receiver	6.5	-	ns
t _{h(SD_MR)}	Data input hold time	Master receiver	18	-	
$t_{h(SD_SR)}$	Data input hold time	Slave receiver	15.5	-	
t _{v(SD_ST)}	Data output valid time	Slave transmitter (after enable edge)	-	77	
$t_{v(SD_MT)}$		Master transmitter (after enable edge)	-	8	
t _{h(SD_ST)}	Data output hold time	Slave transmitter (after enable edge)	18	-	
t _{h(SD_MT)}		Master transmitter (after enable edge)	1.5	-	

Table 75. I2S characteristics⁽¹⁾

1. Guaranteed by characterization results.

2. 256xFs maximum value is equal to the maximum clock frequency.

Note: Refer to the I2S section of the product reference manual for more details about the sampling frequency (Fs), f_{MCK} , f_{CK} and D_{CK} values. These values reflect only the digital peripheral behavior, source clock precision might slightly change them. DCK depends mainly on the ODD bit value, digital contribution leads to a min of (I2SDIV/(2*I2SDIV+ODD) and a max of (I2SDIV+ODD)/(2*I2SDIV+ODD). Fs max is supported for each mode/condition.

108/132






Figure 33. I²S slave timing diagram (Philips protocol)⁽¹⁾

- 1. Measurement points are done at CMOS levels: $0.3 \times V_{DD}$ and $0.7 \times V_{DD}$.
- LSB transmit/receive of the previously transmitted byte. No LSB transmit/receive is sent before the first byte.




Figure 34. I²S master timing diagram (Philips protocol)⁽¹⁾

- 1. Guaranteed by characterization results.
- LSB transmit/receive of the previously transmitted byte. No LSB transmit/receive is sent before the first byte.



USB characteristics

The USB interface is USB-IF certified (full speed).

Table 1	76. USB	startup	time
---------	---------	---------	------

Symbol	Parameter	Max	Unit
t _{STARTUP} ⁽¹⁾	USB transceiver startup time	1	μs

1. Guaranteed by design.

Table 77. USB DC	electrical	characteristics
	01000110001	0114140101101100


Symbol	Parameter Conditions		Min. ⁽¹⁾	Max. ⁽¹⁾	Unit	
Input leve	Is					
V _{DD}	USB operating voltage	-	3.0	3.6	V	
V _{DI} ⁽²⁾	Differential input sensitivity I(USB_DP, USB_DM)		0.2	-		
V _{CM} ⁽²⁾	Differential common mode range	common mode range Includes V _{DI} range 0.8		2.5	V	
V _{SE} ⁽²⁾	Single ended receiver threshold	-	1.3	2.0		
Output lev	vels					
V _{OL} ⁽³⁾	Static output level low	${\sf R}_{\sf L}$ of 1.5 k Ω to 3.6 ${\sf V}^{(4)}$	-	0.3	V	
V _{OH} ⁽³⁾	Static output level high	${\sf R}_{\sf L}$ of 15 $k\Omega$ to ${\sf V}_{\sf SS}{}^{(4)}$	2.8	3.6		

1. All the voltages are measured from the local ground potential.

2. Guaranteed by characterization results.

3. Guaranteed by test in production.

4. R_L is the load connected on the USB drivers.





	Driver ch	naracteristics ⁽¹⁾			
Symbol	Parameter	Conditions	Min	Max	Unit
t _r	Rise time ⁽²⁾	C _L = 50 pF	4	20	ns
t _f	Fall Time ⁽²⁾	C _L = 50 pF	4	20	ns
t _{rfm}	Rise/ fall time matching	t _r /t _f	90	110	%
V _{CRS}	Output signal crossover voltage		1.3	2.0	V

Table 78. USB: full speed	electrical characteristics
---------------------------	----------------------------

1. Guaranteed by design.

2. Measured from 10% to 90% of the data signal. For more detailed informations, please refer to USB Specification - Chapter 7 (version 2.0).

6.3.21 LCD controller

The devices embed a built-in step-up converter to provide a constant LCD reference voltage independently from the V_{DD} voltage. An external capacitor C_{ext} must be connected to the V_{LCD} pin to decouple this converter.

Symbol	Parameter	Min	Тур	Max	Unit	
V_{LCD}	LCD external voltage	-	-	3.6		
V _{LCD0}			-			
V _{LCD1}			-			
V _{LCD2}	LCD internal reference voltage 2	-	2.86	-		
V_{LCD3}	LCD internal reference voltage 3	-	2.98	-	V	
V _{LCD4}	LCD internal reference voltage 4	-	3.12	-	-	
V _{LCD5}	LCD internal reference voltage 5	-	3.26	-		
V _{LCD6}	LCD internal reference voltage 6	-	3.4	-		
V _{LCD7}	LCD internal reference voltage 7	-	3.55	-		
C _{ext}	V _{LCD} external capacitance	0.1	-	2	μF	
I _{LCD} ⁽¹⁾	Supply current at V_{DD} = 2.2 V	-	3.3	-		
LCD, ,	Supply current at V _{DD} = 3.0 V	-	3.1	-	μA	
R _{Htot} ⁽²⁾	Low drive resistive network overall value	5.28	6.6	7.92	MΩ	
R _L ⁽²⁾	High drive resistive network total value	192	240	288	kΩ	
V ₄₄	Segment/Common highest level voltage	-	-	V _{LCD}	V	

Table 79. LCD controller characteristics



Symbol	Parameter	Min	Тур	Max	Unit	
V ₃₄	Segment/Common 3/4 level voltage	-	$3/4 V_{LCD}$	-		
V ₂₃	Segment/Common 2/3 level voltage - 2/3 V _{LCD} -			-		
V ₁₂	Segment/Common 1/2 level voltage	-	1/2 V _{LCD}	-	V	
V ₁₃	Segment/Common 1/3 level voltage	-	1/3 V _{LCD}	-	v	
V ₁₄	Segment/Common 1/4 level voltage - 1/4 V _{LCD} -		-			
V ₀	Segment/Common lowest level voltage	0	-	-		
$\Delta Vxx^{(3)}$	Segment/Common level voltage error T_A = -40 to 85 °C	-	-	±50	±50 mV	

Table 79. LCD controller	characteristics	(continued)
--------------------------	-----------------	-------------

1. LCD enabled with 3 V internal step-up active, 1/8 duty, 1/4 bias, division ratio= 64, all pixels active, no LCD connected.

2. Guaranteed by design.

3. Guaranteed by characterization results.



7 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK[®] packages, depending on their level of environmental compliance. ECOPACK[®] specifications, grade definitions and product status *are available at www.st.com*. ECOPACK[®] is an ST trademark.

7.1 LQFP64 package information




Figure 36. LQFP64 - 64-pin, 10 x 10 mm low-profile quad flat package outline

1. Drawing is not to scale.



0. mahad	millimeters			inches ⁽¹⁾		
Symbol	Min	Тур	Мах	Min	Тур	Max
А	-	-	1.600	-	-	0.0630
A1	0.050	-	0.150	0.0020	-	0.0059
A2	1.350	1.400	1.450	0.0531	0.0551	0.0571
b	0.170	0.220	0.270	0.0067	0.0087	0.0106
С	0.090	-	0.200	0.0035	-	0.0079
D	-	12.000	-	-	0.4724	-
D1	-	10.000	-	-	0.3937	-
D3	-	7.500	-	-	0.2953	-
Е	-	12.000	-	-	0.4724	-
E1	-	10.000	-	-	0.3937	-
E3	-	7.500	-	-	0.2953	-
е	-	0.500	-	-	0.0197	-
К	0°	3.5°	7°	0°	3.5°	7°
L	0.450	0.600	0.750	0.0177	0.0236	0.0295
L1	-	1.000	-	-	0.0394	-
CCC	-	-	0.080	-	-	0.0031

Table 80. LQFP64 - 64-pin, 10 x 10 mm low-profile quad flat package mechanical data

1. Values in inches are converted from mm and rounded to 4 decimal digits.






Figure 37. LQFP64 - 64-pin, 10 x 10 mm low-profile quad flat recommended footprint


1. Dimensions are expressed in millimeters.




Device marking for LQFP64

The following figure gives an example of topside marking versus pin 1 position identifier location.

Other optional marking or inset/upset marks, which depend on supply chain operations, are not indicated below.





2. Parts marked as "ES", "E" or accompanied by an Engineering Sample notification letter, are not yet qualified and therefore not approved for use in production. ST is not responsible for any consequences resulting from such use. In no event will ST be liable for the customer using any of these engineering samples in production. ST's Quality department must be contacted prior to any decision to use these engineering samples to run a qualification activity.



7.2 TFBGA64 package information




Figure 39. TFBGA64 – 64-ball, 5 x 5 mm, 0.5 mm pitch thin profile fine pitch ball grid array package outline

1. Drawing is not to scale.

Table 81. TFBGA64 – 64-ball, 5 x 5 mm, 0.5 mm pitch, thin profile fine pitch ball
grid array package mechanical data

Symbol	millimeters				inches ⁽¹⁾			
Symbol	Min	Тур	Мах	Min	Тур	Мах		
А	-	-	1.200	-	-	0.0472		
A1	0.150	-	-	0.0059	-	-		
A2	-	0.200	-	-	0.0079	-		
A4	-	-	0.600	-	-	0.0236		
b	0.250	0.300	0.350	0.0098	0.0118	0.0138		
D	4.850	5.000	5.150	0.1909	0.1969	0.2028		
D1	-	3.500	-	-	0.1378	-		
Е	4.850	5.000	5.150	0.1909	0.1969	0.2028		
E1	-	3.500	-	-	0.1378	-		
е	-	0.500	-	-	0.0197	-		
F	-	0.750	-	-	0.0295	-		



Table 81. TFBGA64 – 64-ball, 5 x 5 mm, 0.5 mm pitch, thin profile fine pitch ball
grid array package mechanical data (continued)

Symbol		millimeters			inches ⁽¹⁾		
Symbol	Min	Тур	Мах	Min	Тур	Max	
ddd	-	-	0.080	-	-	0.0031	
eee	-	-	0.150	-	-	0.0059	
fff	-	-	0.050	-	-	0.0020	

1. Values in inches are converted from mm and rounded to 4 decimal digits.

Figure 40. TFBGA64 – 64-ball, 5 x 5 mm, 0.5 mm pitch, thin profile fine pitch ball ,grid array recommended footprint




Table 82. TFBGA64 recommended PCB design rules (0.5 mm pitch BGA)

Dimension	Recommended values
Pitch	0.5
Dpad	0.27 mm
Dsm	0.35 mm typ. (depends on the soldermask registration tolerance)
Solder paste	0.27 mm aperture diameter.


Note:Non solder mask defined (NSMD) pads are recommended.4 to 6 mils solder paste screen printing process.




Device marking for TFBGA64

The following figure gives an example of topside marking versus ball A 1 position identifier location.

Other optional marking or inset/upset marks, which depend on supply chain operations, are not indicated below.





2. Parts marked as "ES", "E" or accompanied by an Engineering Sample notification letter, are not yet qualified and therefore not approved for use in production. ST is not responsible for any consequences resulting from such use. In no event will ST be liable for the customer using any of these engineering samples in production. ST's Quality department must be contacted prior to any decision to use these engineering samples to run a qualification activity.



7.3 LQFP48 package information




Figure 42. LQFP48 - 48-pin, 7 x 7 mm low-profile quad flat package outline

1. Drawing is not to scale.



Queen had		millimeters		inches ⁽¹⁾				
Symbol	Min	Тур	Max	Min	Тур	Max		
А	-	-	1.600	-	-	0.0630		
A1	0.050	-	0.150	0.0020	-	0.0059		
A2	1.350	1.400	1.450	0.0531	0.0551	0.0571		
b	0.170	0.220	0.270	0.0067	0.0087	0.0106		
С	0.090	-	0.200	0.0035	-	0.0079		
D	8.800	9.000	9.200	0.3465	0.3543	0.3622		
D1	6.800	7.000	7.200	0.2677	0.2756	0.2835		
D3	-	5.500	-	-	0.2165	-		
E	8.800	9.000	9.200	0.3465	0.3543	0.3622		
E1	6.800	7.000	7.200	0.2677	0.2756	0.2835		
E3	-	5.500	-	-	0.2165	-		
е	-	0.500	-	-	0.0197	-		
L	0.450	0.600	0.750	0.0177	0.0236	0.0295		
L1	-	1.000	-	-	0.0394	-		
k	0°	3.5°	7°	0°	3.5°	7°		
CCC	-	-	0.080	-	-	0.0031		

Table 83. LQFP48 - 48-pin, 7 x 7 mm low-profile quad flat package mechanical data

1. Values in inches are converted from mm and rounded to 4 decimal digits.




Figure 43. LQFP48 - 48-pin, 7 x 7 mm low-profile quad flat recommended footprint


1. Dimensions are expressed in millimeters.




Device marking for LQFP48

The following figure gives an example of topside marking versus pin 1 position identifier location.

Other optional marking or inset/upset marks, which depend on supply chain operations, are not indicated below.





2. Parts marked as "ES", "E" or accompanied by an Engineering Sample notification letter, are not yet qualified and therefore not approved for use in production. ST is not responsible for any consequences resulting from such use. In no event will ST be liable for the customer using any of these engineering samples in production. ST's Quality department must be contacted prior to any decision to use these engineering samples to run a qualification activity.

1.



7.4 Thermal characteristics

The maximum chip-junction temperature, T_J max, in degrees Celsius, may be calculated using the following equation:

 $T_J \max = T_A \max + (P_D \max \times \Theta_{JA})$

Where:

- T_A max is the maximum ambient temperature in °C,
- Θ_{JA} is the package junction-to-ambient thermal resistance, in °C/W,
- P_D max is the sum of P_{INT} max and P_{I/O} max (P_D max = P_{INT} max + P_{I/O}max),
- P_{INT} max is the product of I_{DD} and V_{DD}, expressed in Watts. This is the maximum chip internal power.

P_{I/O} max represents the maximum power dissipation on output pins where:

 $\mathsf{P}_{\mathsf{I}/\mathsf{O}} \max = \Sigma \; (\mathsf{V}_{\mathsf{OL}} \times \mathsf{I}_{\mathsf{OL}}) + \Sigma ((\mathsf{V}_{\mathsf{DD}} - \mathsf{V}_{\mathsf{OH}}) \times \mathsf{I}_{\mathsf{OH}}),$

taking into account the actual V_{OL} / I_{OL} and V_{OH} / I_{OH} of the I/Os at low and high level in the application.

Symbol	Parameter	Value	Unit
	Thermal resistance junction-ambient TFBGA64 - 5 x 5 mm / 0.5 mm pitch	61	
Θ_{JA}	Thermal resistance junction-ambient LQFP64 - 10 x 10 mm / 0.5 mm pitch	45	°C/W
	Thermal resistance junction-ambient LQFP48 - 7 x 7 mm / 0.5 mm pitch	55	

Table 84. Thermal characteristics




Figure 45. Thermal resistance



7.4.1 Reference document

JESD51-2 Integrated Circuits Thermal Test Method Environment Conditions - Natural Convection (Still Air). Available from www.jedec.org.

124/132



8 Ordering information

Table 85. STM32L053x6/8 o	rdering inf	form	ation	sche	eme			
Example:	STM32	L	053	R	8	Т	6	D TR
Device family								
STM32 = Arm-based 32-bit microcontroller								
Product type								
L = Low power								
Device subfamily								
053 = USB + LCD								
Pin count								
C = 48/49 pins								
R = 64 pins								
Flash memory size								
6 = 32 Kbytes								
8 = 64 Kbytes								
Package								
T = LQFP								
H = TFBGA								
Temperature range								
6 = Industrial temperature range, -40 to 85 °C								
7 = Industrial temperature range, -40 to 105 °C								
3 = Industrial temperature range, –40 to 125 $^\circ$ C								
Options								
No character = V _{DD} range: 1.8 to 3.6 V and BOR enabled	d							_
D = V_{DD} range: 1.65 to 3.6 V and BOR disabled								
Packing								

TR = tape and reel

No character = tray or tube

For a list of available options (speed, package, etc.) or for further information on any aspect of this device, please contact your nearest ST sales office.



9 Revision history

Table 86. Document revision history	
-------------------------------------	--

Date	Revision	Changes
07-Feb- 2014	1	Initial release.
29-Apr- 2014	2	 Updated Table 4: Functionalities depending on the working mode (from Run/active down to standby). Added Section 3.2: Interconnect matrix. Updated Figure 4: STM32L053x6/8 TFBGA64 ballout - 5x 5 mm. Added VREF_OUT additional function to PB0 and PB1, replaced TTa I/O structure by TC, and updated PA0/4/5 and PC5/14 I/O structure, and added note 2 in Table 15: STM32L053x6/8 pin definitions. Updated Table 24: General operating conditions, Table 21: Voltage characteristics and Table 22: Current characteristics. Modified conditions in Table 22: Current characteristics. Modified conditions in Table 27: Embedded internal reference voltage. Updated Table 28: Current consumption in Run mode, code with data processing running from Flash, Table 30: Current consumption in Run mode, code with data processing running from RAM, Table 32: Current consumption in Low-power run mode, Table 34: Current consumption in Low-power sleep mode, Table 35: Typical and maximum current consumptions in Standby mode. Added Figure 11: IDD vs VDD, at TA= 25/55/85/105 °C, Run mode, code running from Flash memory, Range 2, HSL16, 1WS, Figure 13: IDD vs VDD, at TA= 25/55/<85/105 °C, Run mode, code running from Flash memory, Range 2, HSI16, 1WS, Figure 13: IDD vs VDD, at TA= 25/55/<85/105/125 °C, Low-power run mode, code running from RAM, Range 3, MSI (Range 0) at 64 KHz, 0 WS, Figure 14: IDD vs VDD, at TA= 25/55/<85/105/125 °C, Stop mode with RTC enabled and running on LSE Low drive and Figure 15: IDD vs VDD, at TA= 25/55/85/105/125 °C, Stop mode with RTC disabled, all clocks OFF. Updated Table 43: HSE oscillator characteristics and Table 44: LSE oscillator characteristics. Added Figure 21: VIH/VIL versus VDD (CMOS I/OS) and Figure 22: VIH/VIL versus VDD (TTL I/OS). Updated Table 55: ESD absolute maximum ratings, Table 57: I/O current injection susceptibility, Table 58: I/O static characteristics. Added Figure 21: VIH/VIL versus VDD (CMOS I/OS) and Figure 22: VIH/VIL ver



Date	Revision	Changes
Date 1	Revision	Changes ADC now guaranteed down to 1.65 V. Cover page: updated core speed, added minimum supply voltage for ADC, DAC and comparators. Updated list of applications in Section 1: Introduction. Changed number of I2S interfaces to one in Section 2: Description. Updated RTC/TIM21 in Table 5: STM32L0xx peripherals interconnect matrix. Updated Table 4: Functionalities depending on the working mode (from Run/active down to standby). Updated Section 3.4.1: Power supply schemes. Updated V _{DDA} in Table 24: General operating conditions. Splitted Table Current consumption in Run mode, code with data processing running from Flash into Table 28 and Table 29 and content updated. Splitted Table Current consumption in Run mode, code with data processing running from RAM into Table 30 and Table 31 and content updated. Updated Table 32: Current consumption in Sleep mode, Table 33: Current consumption in Low-power sleep mode, Table 35: Typical and maximum current consumptions in Stop mode, Table 36: Typical and maximum current consumptions in Standby mode, and added Table 37: Average current consumption during Wakeup. Updated Table 46: HSI48 oscillator characteristics. Removed note 1 below Figure 18: HSE oscillator circuit diagram. Updated Table 46: HSI48 oscillator characteristics. Updated Table 40: ICOK in Table 49: PLL characteristics. Updated Table 51: Flash memory and data EEPROM endurance and retention. Updated Table 60: I/O AC characteristics.

Table 86. Document revision history (continued)



Date	Revision	Changes
05-Sep- 2014	4	Extended operating temperature range to 125 °C. Updated minimum ADC operating voltage to 1.65 V. Replaced USART3 by LPUART1 in Table 15: STM32L053x6/8 pin definitions and LPUART by LPUART1 in Table 16: Alternate function port A, Table 17: Alternate function port B, Table 18: Alternate function port A, Table 19: Alternate function port D and Table 20: Alternate function port H. Updated PA6 in Table 16: Alternate function port A. Updated temperature range in Section 2: Description, Table 1: Ultra-low- power STM32L053x6/x8 device features and peripheral counts. Updated PD, T _{A and} T _J to add range 3 in Table 24: General operating conditions. Added range 3 in Table 51: Flash memory and data EEPROM characteristics, Table 52: Flash memory and data EEPROM endurance and retention. Update note 1 in Table 28: Current consumption in Run mode, code with data processing running from Flash, Table 30: Current consumption in Low-power run mode, Table 34: Current consumption in Low-power sleep mode, Table 35: Typical and maximum current consumptions in Stop mode, Table 36: Typical and maximum current consumptions in Standby mode and Table 40: Low-power mode wakeup timings. Updated Figure 45: Thermal resistance and removed note 1. Updated Figure 13: IDD vs VDD, at TA= 25/55/85/105/125 °C, Low-power run mode, code running from RAM, Range 3, MSI (Range 0) at 64 KHz, 0 WS, Figure 14: IDD vs VDD, at TA= 25/55/85/105/125 °C, Stop mode with RTC enabled and running on LSE Low drive, Figure 15: IDD vs VDD, at TA= 25/55/85/105/125 °C, Stop mode with RTC disabled, all clocks OFF. Updated Table 38: Peripheral current consumption in Run or Sleep mode. Updated Table 39: Peripheral current consumption in Run or Sleep mode. Updated Table 39: Peripheral current consumption in Run or Sleep mode. Updated Table 39: Peripheral current consumption in Run or Sleep mode. Updated Table 39: Peripheral current consumption in Run or Sleep mode. Updated Table 39: Peripheral current consumption in Run or Sleep mode. Upd

Table 86. Document revision history (continued)



Date	Revision	Changes
Date 08-Sep- 2015		Updated all pinout/ballout schematics to highlight pin/ball supplied through VDD_USB. Updated current consumption in Run mode in <i>Section : Features</i> . Renamed BOOT1 into nBOOT1. Changed USARTx_RTS into USARTx_RTS_DE and LPUARTx_RTS into LPUARTx_RTS_DE. Updated VLCD in <i>Section 3.12: Analog-to-digital converter (ADC)</i> ADC no more available in Low-power run and Low-power Sleep modes in <i>Table 4: Functionalities depending on the working mode (from Run/active down to standby)</i> . Updated <i>Figure 3: STM32L053x6/8 LQFP64 pinout - 10 x 10 mm, Figure 4:</i> <i>STM32L053x6/8 TFBGA64 ballout - 5x 5 mm</i> and <i>Figure 5:</i> <i>STM32L053x6/8 LQFP48 pinout - 7 x 7 mm.</i> Changed I/O structure for PC5 and modified E5 and E6 signals for TFBGA64 in <i>Table 15: STM32L053x6/8 pin definitions</i> . Added ΣI _{VDD_USB} and updated ΣI _{IO(PIN)} in <i>Table 22: Current characteristics</i> Updated V _{DD_USB} in <i>Table 22: Current characteristics</i> Changed temperature condition in <i>Table 7: Internal voltage reference</i> <i>measured values</i> and <i>Table 26: Embedded internal reference voltage</i> <i>calibration values</i> . Updated T _{Coeff} in <i>Table 27: Embedded internal reference voltage</i> . Added note related to Standby mode in <i>Table 39: Peripheral current</i> <i>consumption in Stop and Standby mode</i> . Updated <i>Figure 13: IDD vs VDD, at TA= 25/55/ 85/105/125 °C, Low-power</i> <i>run mode, code running from RAM, Range 3, MSI (Range 0) at 64 KHz, 0</i>
	5	STM32L053x6/8 LQFP48 pinout - 7 x 7 mm. Changed I/O structure for PCand modified E5 and E6 signals for TFBGA64 in Table 15: STM32L053x6.pin definitions.Added ΣI _{VDD_USB} and updated ΣI _{IO(PIN)} in Table 22: Current characteristicUpdated V _{DD_USB} in Table 22: Current characteristics.Changed temperature condition in Table 7: Internal voltage referencemeasured values and Table 26: Embedded internal reference voltagecalibration values.Updated T _{Coeff} in Table 27: Embedded internal reference voltage.Added note related to Standby mode in Table 39: Peripheral currentconsumption in Stop and Standby mode.Updated Figure 13: IDD vs VDD, at TA= 25/55/ 85/105/125 °C, Low-power
		Table 55: ESD absolute maximum ratings. Added t_{UP_LDO} in Table 62: ADC characteristics. Updated Table 57: I/O current injection susceptibility_Table 58: I/O static characteristics (I_{lkg}) and Table 60: I/O AC characteristics. Section : I2C interface characteristics: updated introduction and Table 71: I2C analog filter characteristics. Updated Figure 30: SPI timing diagram - slave mode and CPHA = 0. Added Section : Device marking for LQFP64, updated Figure 41: TFBGA64 marking example (package top view) and Figure 44: LQFP48 marking example (package top view) as well as notes below schematics.

Table 86. Document revision history (continued)



Date	Revision	Changes			
11-Mar- 2016	6	 Updated number of SPIs on cover page and in Table 1: Ultra-low-power STM32L053x6/x8 device features and peripheral counts. Changed minimum comparator supply voltage to 1.65 V on cover page. Added number of fast and standard channels in Section 3.12: Analog-to-digital converter (ADC). Changed LCD_VLCD1 into LCD_VLCD2 in Section 3.13.2: VLCD voltage monitoring. Updated Section 3.19.2: Universal synchronous/asynchronous receiver transmitter (USART) and Section 3.19.4: Serial peripheral interface (SPI)/Inter-integrated sound (I2S) to mention the fact that USARTs with synchronous mode feature can be used as SPI master interfaces. Added baudrate allowing to wake up the MCU from Stop mode in Section 3.19.2: Universal synchronous/asynchronous receiver transmitter (USART) and Section 3.19.3: Low-power universal asynchronous receiver transmitter (LPUART). In Section 6: Electrical characteristics, updated notes related to values guaranteed by characteristation. Section 6.3.15: 12-bit ADC characteristics: Table 62: ADC characteristics: Table 62: ADC characteristics: Table 62: ADC characteristics. Updated T_{RIG} and V_{AIN} maximum value; added V_{REF+}. Updated rable 63: RAIN max for fADC = 16 MHz for f_{ADC} = 16 MHz and distinction made between fast and standard channels. Updated R_O and added Note 2 in Table 65: DAC characteristics. Added Table 62: USART/LPUART characteristics. 			

Table 86. Document revision history (continued)



Date	Revision	Changes		
	7	Updated note related to PA4 in <i>Table 15: STM32L053x6/8 pin definitions</i> ; added same note to PA4 in <i>Table 8: Capacitive sensing GPIOs available on STM32L053x6/8 devices</i> and <i>Table 16: Alternate function port A</i> .		
		Updated VDD_USB and VDD in <i>Table 15: STM32L053x6/8 pin definitions</i> . Renamed USB_OE into USB_NOE.		
		Added mission profile compliance with JEDEC JESD47 in Section 6.2: Absolute maximum ratings.		
11-Oct-		Added note 2. related to the position of the external capacitor below <i>Figure 24: Recommended NRST pin protection</i> .		
2016		Updated R ₁ in Table 62: ADC characteristics.		
		Updated t _{AF} maximum value for range 1 in <i>Table 71: I2C analog filter characteristics</i> .		
		Updated $t_{WUUSART}$ description in <i>Table 72: USART/LPUART characteristics</i> . Updated <i>Figure 30: SPI timing diagram - slave mode and CPHA = 0</i> and <i>Figure 31: SPI timing diagram - slave mode and CPHA = 1(1)</i> .		
		Added reference to optional marking or inset/upset marks in all package device marking sections.		
		Memories and I/Os moved after Core in Features.		
	8	Removed column "I/O operation" from <i>Table 2: Functionalities depending on the operating power supply range</i> and added note related to GPIO speed. Updated V _{DD_USB} in <i>Section 3.4.1: Power supply schemes</i> . Updated <i>Figure 29: 12-bit buffered/non-buffered DAC</i> and added note		
		below figure. In <i>Section 5: Memory mapping</i> , replaced memory mapping schematic by reference to the reference manual.		
11-Sep- 2017		Updated minimum and maximum values of I/O weak pull-up equivalent resistor (R _{PU}) and weak pull-down equivalent resistor (R _{PD}) in <i>Table 58: I/O static characteristics</i> .		
		Updated minimum and maximum values of NRST weak pull-up equivalent resistor (R _{PU}) in <i>Table 61: NRST pin characteristics</i> .		
		Removed Table 90: USART/LPUART characteristics.		
		Updated Figure 39: TFBGA64 – 64-ball, 5 x 5 mm, 0.5 mm pitch thin profile fine pitch ball grid array package outline.		
		Updated note below marking schematics.		

Та	ble 86.	Document	revision	history	(continued)



IMPORTANT NOTICE – PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2017 STMicroelectronics - All rights reserved

